In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Investigation No. 337-TA-1044

Publication 4964

September 2019

U.S. International Trade Commission

Washington, DC 20436

U.S. International Trade Commission

COMMISSIONERS

David Johanson, Chairman Irving Williamson, Commissioner Meredith Broadbent, Commissioner Rhonda Schmidtlein, Commissioner

Address all communications to Secretary to the Commission United States International Trade Commission Washington, DC 20436

U.S. International Trade Commission

Washington, DC 20436 www.usitc.gov

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Investigation No. 337-TA-1044



UNITED STATES INTERNATIONAL TRADE COMMISSION

Washington, D.C.

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME Investigation No. 337-TA-1044

NOTICE OF COMMISSION FINAL DETERMINATION FINDING A SECTION 337 VIOLATION; ISSUANCE OF A LIMITED EXCLUSION ORDER AND CEASE AND DESIST ORDERS; DENIAL OF MOTION TO AMEND; AND TERMINATION OF THE INVESTIGATION

AGENCY: U.S. International Trade Commission.

ACTION: Notice.

SUMMARY: Notice is hereby given that the U.S. International Trade Commission has found a violation of section 337 of the Tariff Act of 1930 ("section 337"), as amended, in this investigation. The Commission has issued a limited exclusion order prohibiting the importation of certain graphics systems and televisions containing the same that infringe claim 1-5 and 8 of U.S. Patent No. 7,633,506 ("the '506 patent"). The Commission has also issued cease and desist orders directed to Respondents VIZIO, Inc. ("VIZIO") and Sigma Designs, Inc. ("SDI"). The Commission has further determined to deny Complainants' motion for leave to amend the complaint and the notice of investigation. The investigation is terminated.

FOR FURTHER INFORMATION CONTACT: Houda Morad, Office of the General Counsel, U.S. International Trade Commission, 500 E Street SW., Washington, DC 20436, telephone (202) 708-4716. Copies of non-confidential documents filed in connection with this investigation are or will be available for inspection during official business hours (8:45 a.m. to 5:15 p.m.) in the Office of the Secretary, U.S. International Trade Commission, 500 E Street SW., Washington, D.C. 20436, telephone (202) 205-2000. General information concerning the Commission may also be obtained by accessing its Internet server at https://www.usitc.gov. The public record for this investigation may be viewed on the Commission's electronic docket (EDIS) at https://edis.usitc.gov. Hearing-impaired persons are advised that information on this matter can be obtained by contacting the Commission's TDD terminal on (202) 205-1810.

SUPPLEMENTARY INFORMATION: The Commission instituted Investigation No. 337-TA-1044 on March 22, 2017, based on a complaint filed by Complainants Advanced Micro Devices, Inc. of Sunnyvale, California and ATI Technologies ULC of Canada (collectively,

"AMD" or "Complainants"). See 82 FR 14748 (Mar. 22, 2017). The complaint, as amended, alleges violations of section 337 of the Tariff Act of 1930, as amended (19 U.S.C. 1337), based upon the importation into the United States, the sale for importation, and the sale within the United States after importation of certain graphics systems, components thereof, and consumer products containing the same, by reason of infringement of certain claims of the '506 patent; U.S. Patent No. 7,796,133 ("the '133 patent"); U.S. Patent No. 8,760,454 ("the '454 patent"); and U.S. Patent No. 9,582,846 ("the '846 patent"). Id. The notice of investigation identified LG Electronics, Inc. of Seoul, Republic of Korea, LG Electronics U.S.A., Inc. of Englewood Cliffs, New Jersey, and LG Electronics MobileComm U.S.A. Inc. of San Diego, California (collectively, "LG"), VIZIO of Irvine, California, MediaTek Inc. of Hsinchu City, Taiwan and Media Tek USA Inc. of San Jose, California (collectively, "MediaTek"), and SDI of Fremont, California, as respondents in this investigation. See id. The Office of Unfair Import Investigations ("OUII") is also a party to the investigation.

On October 20, 2017, the ALJ issued an initial determination terminating the investigation as to LG based on settlement. *See* Order No. 48 (Oct. 20, 2017), *unreviewed*, Comm'n Notice (Nov. 13, 2017). The remaining respondents in this investigation are VIZIO, MediaTek, and SDI (hereinafter, "the Remaining Respondents"). The ALJ also terminated the investigation with respect to all asserted claims of the '454 and '846 patents; claims 6, 7, and 9 of the '506 patent; and claims 2, 4-13, and 40 of the '133 patent. *See* Order No. 33 (Aug. 15, 2017), *unreviewed*, Comm'n Notice (Sept. 5, 2017); Order No. 43 (Oct. 5, 2017), *unreviewed*, Comm'n Notice (Nov. 13, 2017); Order No. 53 (Oct. 31, 2017), *unreviewed*, Comm'n Notice (Nov. 28, 2017). Claims 1-5 and 8 of the '506 patent and claims 1 and 3 of the '133 patent (hereinafter, "the asserted claims") remain pending in this investigation.

On April 13, 2018, the ALJ issued her final Initial Determination ("FID") and Recommended Determination on Remedy and Bond ("RD") finding a violation of section 337 with respect to the '506 patent but not the '133 patent. Specifically, the FID finds that: (1) certain accused products infringe the asserted claims of the '506 patent but not the '133 patent; (2) the asserted claims are not invalid; and (3) Complainants satisfy the economic and technical prongs of the domestic industry requirement with respect to both asserted patents. In addition, the ALJ recommended that the Commission issue: (1) a Limited Exclusion Order against the infringing accused products; and (2) Cease and Desist Orders against Respondents VIZIO and SDI. The ALJ further recommended against setting a bond during Presidential review.

On June 14, 2018, the Commission issued a Notice determining to review the FID in part. See 83 FR 28660-62 (June 20, 2018). The Commission sought written submissions in response to certain questions relating to the claim construction of the terms "unified shader" (recited in the '506 and '133 patent claims), "packet" (recited in the '133 patent claims), and "ALU/memory pair" (recited in the '133 patent claims). See id. The Commission also solicited written submissions on the issues of remedy, the public interest, and bonding. See id. On June 28, 2018, the parties filed written submissions in response to the June 14, 2018 Notice, and on July 6, 2018, the parties filed responses to each other's submissions.

On June 26, 2018, Complainants filed a motion for leave to amend the complaint and notice of investigation to add V-Silicon Inc. and V-Silicon International, Inc. as respondents in this investigation (*Motion*). On July 5 and 6, 2018, OUII and Respondents, respectively, filed responses to Complainants' motion to amend. As explained in the Commission's Opinion issued concurrently herewith, the Commission has determined to deny Complainants' *Motion*.

In addition, having examined the record of this investigation, including the FID, the RD, and the parties' submissions, the Commission has determined to affirm the FID's ultimate conclusions of a section 337 violation with respect to the '506 patent and no section 337 violation with respect to the '133 patent. In addition, the Commission has determined to modify the FID in part with respect to: (1) the importation requirement as to Respondents MediaTek and SDI; and (2) the claim construction of the terms "unified shader," "packet," and "ALU/memory pair" as well as certain related FID findings on infringement, validity, and the technical prong of the domestic industry requirement. All findings in the FID that are not inconsistent with the Commission's determination are affirmed.

Accordingly, the Commission finds that there is a violation of section 337 with respect to the '506 patent. The Commission has determined that the appropriate remedy is a limited exclusion order against Respondents' infringing products, and cease and desist orders against Respondents VIZIO and SDI. The Commission has also determined that the public interest factors enumerated in subsections 337(d)(l) and (f)(1) (19 U.S.C. 1337(d)(l), (f)(1)) do not preclude the issuance of the limited exclusion order and cease and desist orders. The Commission has further determined to set a bond at zero (0) percent of entered value during the Presidential review period (19 U.S.C. 1337(j)).

The Commission's orders and opinion were delivered to the President and to the United States Trade Representative on the day of their issuance.

The authority for the Commission's determination is contained in section 337 of the Tariff Act of 1930, as amended (19 U.S.C. 1337), and in part 210 of the Commission's Rules of Practice and Procedure (19 CFR part 210).

By order of the Commission.

Lisa R. Barton

Secretary to the Commission

Issued: August 22, 2018

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

PUBLIC CERTIFICATE OF SERVICE

I, Lisa R. Barton, hereby certify that the attached **NOTICE** has been served by hand upon the Commission Investigative Attorney, Yoncha L. Kundupoglu, Esq., and the following parties as indicated, on 8/22/2018

Lisa R. Barton, Secretary U.S. International Trade Commission 500 E Street, SW, Room 112 Washington, DC 20436

On Behalf of Complainants:	
Michael T. Renaud, Esq. MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC One Financial Center Boston, MA 02111	□ Via Hand Delivery⋈ Via Express Delivery□ Via First Class Mail□ Other:
On Behalf of Respondents VIZIO, Inc.:	
Cono A. Carrano, Esq. AKIN GUMP STRAUSS HAUER & FELD LLP Robert S. Strauss Building 1333New Hampshire Avenue, NW Washington, DC 20036	□ Via Hand Delivery⋈ Via Express Delivery□ Via First Class Mail□ Other:
On Behalf of Respondents MediaTek, Inc., MediaTek USA Inc., and Sigma Designs, Inc.:	
Tyler T. VanHoutan, Esq. MCGUIREWOODS LLP 600 Travis Street, Suite 7500 Houston, TX 77002	□ Via Hand Delivery☑ Via Express Delivery□ Via First Class Mail□ Other:

UNITED STATES INTERNATIONAL TRADE COMMISSION Washington, D.C.

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Investigation No. 337-TA-1044

MODIFIED LIMITED EXCLUSION ORDER

The United States International Trade Commission ("Commission") has determined that there is a violation of Section 337 of the Tariff Act of 1930, as amended (19 U.S.C. § 1337), in the unlawful importation, sale for importation, or sale within the United States after importation by Respondents MediaTek Inc. and Media Tek USA Inc. (collectively, "MediaTek"), and Sigma Designs, Inc. ("SDI") (collectively, "Respondents"), of certain graphics systems, components thereof, and consumer products containing the same, covered by claims 1-5 and 8 of U.S. Patent No. 7,633,506 ("the '506 patent").

Having reviewed the record of this investigation, including the written submissions of the parties, the Commission has made its determination on the issues of remedy, public interest, and bonding. The Commission has determined that the appropriate form of relief is a limited exclusion order prohibiting the unlicensed entry into the United States of MediaTek's and SDI's covered graphics systems, manufactured abroad by or on behalf of the Respondents or any of their affiliated companies, parents, subsidiaries, or other related business entities, or their successors or assigns.

The Commission has also determined that the public interest factors enumerated in 19 U.S.C. § 1337(d) do not preclude the issuance of the limited exclusion order, and that the bond

during the Presidential review period shall be in the amount of zero (0) percent of the entered value of the covered products.

Accordingly, the Commission hereby **ORDERS** that:

- 1. MediaTek's and SDI's graphics systems covered by one or more of claims 1-5 and 8 of the '506 patent that are manufactured abroad by or on behalf of, or are imported by or on behalf of the Respondents or any of their affiliated companies, parents, subsidiaries, agents, or other related business entities, or their successors or assigns are excluded from entry for consumption into the United States, entry for consumption from a foreign-trade zone, or withdrawal from a warehouse for consumption, for the remaining term of the '506 patent, except under license of the patent owner or as provided by law.
- 2. Notwithstanding paragraph 1 of this Order, the aforesaid graphics systems, components thereof, and consumer products containing the same, are entitled to entry into the United States for consumption, entry for consumption from a foreign trade zone, or withdrawal from a warehouse for consumption, under bond in the amount of zero (0) percent of the entered value of the covered products pursuant to subsection (j) of section 337 of the Tariff Act of 1930, as amended (19 U.S.C. § 1337(j)), and the Presidential Memorandum for the United States Trade Representative of July 21, 2005, (70 FR 43251), from the day after this Order is received by the United States Trade Representative, and until such time as the United States Trade representative notifies the Commission that this Order is approved or disapproved but, in any event, not later than sixty (60) days after the date of receipt of this Order.
- 3. At the discretion of U.S. Customs and Border Protection ("CBP") and pursuant to the procedures it establishes, persons seeking to import graphics systems, components thereof, and consumer products containing the same, that are potentially subject to this Order may be

required to certify that they are familiar with the terms of this Order, that they have made

appropriate inquiry, and thereupon state that, to the best of their knowledge and belief, the

products being imported are not excluded from entry under paragraph 1 of this Order. At its

discretion, CBP may require persons who have provided the certification described in this

paragraph to furnish such records or analyses as are necessary to substantiate this certification.

4. In accordance with 19 U.S.C. § 1337(l), the provisions of this Order shall not

apply to graphics systems, components thereof, and consumer products containing the same that

are imported by or for the use of the United States, or imported for and to be used for, the United

States with the authorization or consent of the Government.

5. The Commission may modify this Order in accordance with the procedures

described in Rule 210.76 of the Commission's Rules of Practice and Procedure (19 C.F.R. §

210.76).

The Secretary shall serve copies of this Order upon each party of record in this 6.

Investigation and upon CBP.

Notice of this Order shall be published in the Federal Register. 7.

By order of the Commission.

Lisa R. Barton

Secretary to the Commission

Issued: October 5, 2018

3

UNITED STATES INTERNATIONAL TRADE COMMISSION Washington, D.C.

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Investigation No. 337-TA-1044

MODIFIED LIMITED EXCLUSION ORDER

The United States International Trade Commission ("Commission") has determined that there is a violation of Section 337 of the Tariff Act of 1930, as amended (19 U.S.C. § 1337), in the unlawful importation, sale for importation, or sale within the United States after importation by Respondents MediaTek Inc. and Media Tek USA Inc. (collectively, "MediaTek"), and Sigma Designs, Inc. ("SDI") (collectively, "Respondents"), of certain graphics systems, components thereof, and consumer products containing the same, covered by claims 1-5 and 8 of U.S. Patent No. 7,633,506 ("the '506 patent").

Having reviewed the record of this investigation, including the written submissions of the parties, the Commission has made its determination on the issues of remedy, public interest, and bonding. The Commission has determined that the appropriate form of relief is a limited exclusion order prohibiting the unlicensed entry into the United States of MediaTek's and SDI's covered graphics systems, manufactured abroad by or on behalf of the Respondents or any of their affiliated companies, parents, subsidiaries, or other related business entities, or their successors or assigns.

The Commission has also determined that the public interest factors enumerated in 19 U.S.C. § 1337(d) do not preclude the issuance of the limited exclusion order, and that the bond

during the Presidential review period shall be in the amount of zero (0) percent of the entered value of the covered products.

Accordingly, the Commission hereby **ORDERS** that:

- 1. MediaTek's and SDI's graphics systems covered by one or more of claims 1-5 and 8 of the '506 patent that are manufactured abroad by or on behalf of, or are imported by or on behalf of the Respondents or any of their affiliated companies, parents, subsidiaries, agents, or other related business entities, or their successors or assigns are excluded from entry for consumption into the United States, entry for consumption from a foreign-trade zone, or withdrawal from a warehouse for consumption, for the remaining term of the '506 patent, except under license of the patent owner or as provided by law.
- 2. Notwithstanding paragraph 1 of this Order, the aforesaid graphics systems, components thereof, and consumer products containing the same, are entitled to entry into the United States for consumption, entry for consumption from a foreign trade zone, or withdrawal from a warehouse for consumption, under bond in the amount of zero (0) percent of the entered value of the covered products pursuant to subsection (j) of section 337 of the Tariff Act of 1930, as amended (19 U.S.C. § 1337(j)), and the Presidential Memorandum for the United States Trade Representative of July 21, 2005, (70 FR 43251), from the day after this Order is received by the United States Trade Representative, and until such time as the United States Trade representative notifies the Commission that this Order is approved or disapproved but, in any event, not later than sixty (60) days after the date of receipt of this Order.
- 3. At the discretion of U.S. Customs and Border Protection ("CBP") and pursuant to the procedures it establishes, persons seeking to import graphics systems, components thereof, and consumer products containing the same, that are potentially subject to this Order may be

required to certify that they are familiar with the terms of this Order, that they have made

appropriate inquiry, and thereupon state that, to the best of their knowledge and belief, the

products being imported are not excluded from entry under paragraph 1 of this Order. At its

discretion, CBP may require persons who have provided the certification described in this

paragraph to furnish such records or analyses as are necessary to substantiate this certification.

In accordance with 19 U.S.C. § 1337(1), the provisions of this Order shall not 4.

apply to graphics systems, components thereof, and consumer products containing the same that

are imported by or for the use of the United States, or imported for and to be used for, the United

States with the authorization or consent of the Government.

5. The Commission may modify this Order in accordance with the procedures

described in Rule 210.76 of the Commission's Rules of Practice and Procedure (19 C.F.R. §

210.76).

6. The Secretary shall serve copies of this Order upon each party of record in this

Investigation and upon CBP.

7. Notice of this Order shall be published in the Federal Register.

By order of the Commission.

Lisa R. Barton

Secretary to the Commission

Issued: October 5, 2018

3

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Inv. No. 337-TA-1044 (Modification Proceeding)

PUBLIC CERTIFICATE OF SERVICE

I, Lisa R. Barton, hereby certify that the attached **ORDER, COMMISSION** has been served by hand upon the Commission Investigative Attorney, Yoncha L. Kundupoglu, Esq., and the following parties as indicated, on 10/5/2018

Lisa R. Barton, Secretary U.S. International Trade Commission 500 E Street, SW, Room 112 Washington, DC 20436

On Behalf of Complainants:	
Michael T. Renaud, Esq. MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC One Financial Center Boston, MA 02111	□ Via Hand Delivery⋈ Via Express Delivery□ Via First Class Mail□ Other:
On Behalf of Respondents VIZIO, Inc.:	
Cono A. Carrano, Esq. AKIN GUMP STRAUSS HAUER & FELD LLP Robert S. Strauss Building 1333New Hampshire Avenue, NW Washington, DC 20036	□ Via Hand Delivery⋈ Via Express Delivery□ Via First Class Mail□ Other:
On Behalf of Respondents MediaTek, Inc. and MediaTek USA	
Inc.	
Tyler T. VanHoutan, Esq. MCGUIREWOODS LLP 600 Travis Street, Suite 7500 Houston, TX 77002	□ Via Hand Delivery⋈ Via Express Delivery□ Via First Class Mail□ Other:
Respondents:	
Sigma Designs, Inc. Legal Department 47467 Fremont Boulevard Fremont, CA 94538	□ Via Hand Delivery⋈ Via Express Delivery□ Via First Class Mail□ Other:

UNITED STATES INTERNATIONAL TRADE COMMISSION Washington, D.C.

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Investigation No. 337-TA-1044

CEASE AND DESIST ORDER

IT IS HEREBY ORDERED THAT RESPONDENT VIZIO, Inc. of Irvine, California ("Respondent"), cease and desist from conducting any of the following activities in the United States: importing, selling, marketing, advertising, distributing, transferring (except for exportation), and soliciting U.S. agents or distributors for, certain graphics systems, components thereof, and consumer products containing the same covered by claims 1-5 and 8 of U.S. Patent No. 7,633,506 ("the '506 patent") in violation of section 337 of the Tariff Act of 1930, as amended (19 U.S.C. § 1337).

I. Definitions

As used in this Order:

- (A) "Commission" shall mean the United States International Trade Commission.
- (B) "Complainants" shall mean Advanced Micro Devices, Inc. of Sunnyvale, California, and ATI Technologies ULC of Ontario, Canada.
 - (C) "Respondent" shall mean VIZIO, Inc. of Irvine, California.

- (D) "Person" shall mean an individual, or any non-governmental partnership, firm, association, corporation, or other legal or business entity other than Respondent or its majority owned or controlled subsidiaries, successors, or assigns.
- (E) "United States" shall mean the fifty States, the District of Columbia, and Puerto Rico.
- (F) The terms "import" and "importation" refer to importation for entry for consumption under the Customs laws of the United States.
- (G) The term "covered products" shall mean Respondent's televisions containing graphics systems covered by one or more of claims 1-5 and 8 of the '506 patent.

II. Applicability

The provisions of this Cease and Desist Order shall apply to Respondent and to any of its principals, stockholders, officers, directors, employees, agents, distributors, controlled (whether by stock ownership or otherwise) and majority-owned business entities, successors, and assigns, and to each of them insofar as they are engaging in conduct prohibited by section III, *infra*, for, with, or otherwise on behalf of, Respondent.

III. Conduct Prohibited

The following conduct of Respondent in the United States is prohibited by this Order.

For the remaining term of the Asserted Patent, Respondent shall not:

- (A) import or sell for importation into the United States covered products;
- (B) market, distribute, sell, or otherwise transfer (except for exportation), in the United States imported covered products;
 - (C) advertise imported covered products;

- (D) solicit U.S. agents or distributors for imported covered products; or
- (E) aid or abet other entities in the importation, sale for importation, sale after importation, transfer, or distribution of covered products.

IV. Conduct Permitted

Notwithstanding any other provision of this Order, Respondent shall be permitted:

- (A) to engage in specific conduct otherwise prohibited by the terms of this Order if, in a written instrument, the owner of the Asserted Patent licenses or authorizes such specific conduct; or
- (B) to engage in specific conduct otherwise prohibited by the terms of this Order if such specific conduct is related to the importation or sale of covered products by or for the United States.

V. Reporting

For purposes of this requirement, the reporting periods shall commence on January 1 of each year and shall end on the subsequent December 31. The first report required under this section shall cover the period from the date of issuance of this Order through December 31, 2018. This reporting requirement shall continue in force until such time as Respondent has truthfully reported, in two consecutive timely filed reports, that it has no inventory of covered products in the United States.

Within thirty (30) days of the last day of the reporting period, Respondent shall report to the Commission: (a) the quantity in units and the value in dollars of covered products that it has (i) imported and/or (ii) sold in the United States after importation during the reporting period,

and (b) the quantity in units and value in dollars of reported covered products that remain in inventory in the United States at the end of the reporting period.

When filing written submissions, Respondent must file the original document electronically on or before the deadlines stated above and submit eight (8) true paper copies to the Office of the Secretary by noon the next day pursuant to section 210.4(f) of the Commission's Rules of Practice and Procedure (19 C.F.R. § 210.4(f)). Submissions should refer to the investigation number ("Inv. No. 337-TA-1044") in a prominent place on the cover pages and/or the first page. (See Handbook on Electronic Filing Procedures, https://www.usitc.gov/secretary/fed_reg_notices/rules/handbook_on_electronic_filing.pdf). Persons with questions regarding filing should contact the Office of the Secretary (202-205-2000). If Respondent desires to submit a document to the Commission in confidence, it must file the original and a public version of the original with the Office of the Secretary and must serve a copy of the confidential version on Complainants' counsel.¹

Any failure to make the required report or the filing of any false or inaccurate report shall constitute a violation of this Order, and the submission of a false or inaccurate report may be referred to the U.S. Department of Justice as a possible criminal violation of 18 U.S.C. § 1001.

VI. Recordkeeping and Inspection

(A) For the purpose of securing compliance with this Order, Respondent shall retain any and all records relating to the sale, offer for sale, marketing, or distribution in the United States of covered products, made and received in the usual and ordinary course of business,

¹ Complainants must file a letter with the Secretary identifying the attorney to receive reports associated with this Order. The designated attorney must be on the protective order entered in the investigation.

whether in detail or in summary form, for a period of three (3) years from the close of the fiscal year to which they pertain.

(B) For the purposes of determining or securing compliance with this Order and for no other purpose, subject to any privilege recognized by the federal courts of the United States, and upon reasonable written notice by the Commission or its staff, duly authorized representatives of the Commission shall be permitted access and the right to inspect and copy, in Respondent's principal office during office hours, and in the presence of counsel or other representatives if Respondent so chooses, all books, ledgers, accounts, correspondence, memoranda, and other records and documents, in detail and in summary form, that must be retained under subparagraph VI(A) of this Order.

VII. Service of Cease and Desist Order

Respondent is ordered and directed to:

- (A) Serve, within fifteen days after the effective date of this Order, a copy of this Order upon each of its respective officers, directors, managing agents, agents, and employees who have any responsibility for the importation, marketing, distribution, or sale of imported covered products in the United States;
- (B) Serve, within fifteen days after the succession of any persons referred to in subparagraph VII(A) of this Order, a copy of this Order upon each successor; and
- (C) Maintain such records as will show the name, title, and address of each person upon whom the Order has been served, as described in subparagraphs VII(A) and VII(B) of this Order, together with the date on which service was made.

The obligations set forth in subparagraphs VII(B) and VII(C) shall remain in effect until the Asserted Patent expires.

VIII. Confidentiality

Any request for confidential treatment of information obtained by the Commission pursuant to sections V-VI of this Order should be made in accordance with section 201.6 of the Commission's Rules of Practice and Procedure (19 C.F.R. § 201.6). For all reports for which confidential treatment is sought, Respondent must provide a public version of such report with confidential information redacted.

IX. Enforcement

Violation of this Order may result in any of the actions specified in section 210.75 of the Commission's Rules of Practice and Procedure (19 C.F.R. § 210.75), including an action for civil penalties under section 337(f) of the Tariff Act of 1930 (19 U.S.C. § 1337(f)), as well as any other action that the Commission deems appropriate. In determining whether Respondent is in violation of this Order, the Commission may infer facts adverse to Respondent if it fails to provide adequate or timely information.

X. Modification

The Commission may amend this Order on its own motion or in accordance with the procedure described in section 210.76 of the Commission's Rules of Practice and Procedure (19 C.F.R. § 210.76).

XI. Bonding

The conduct prohibited by Section III of this Order may be continued during the sixty-day period in which this Order is under review by the United States Trade Representative, as delegated by the President (70 FR 43251 (July 21, 2005)), subject to the Respondent's posting of

a bond in the amount of zero (0) percent of the entered value of the covered products. This bond provision does not apply to conduct that is otherwise permitted by section IV of this Order. Covered products imported on or after the date of issuance of this Order are subject to the entry bond set forth in the exclusion order issued by the Commission, and are not subject to this bond provision.

By order of the Commission.

Lisa R. Barton

Secretary to the Commission

Issued: August 22, 2018

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

PUBLIC CERTIFICATE OF SERVICE

I, Lisa R. Barton, hereby certify that the attached **ORDER** has been served by hand upon the Commission Investigative Attorney, Yoncha L. Kundupoglu, Esq., and the following parties as indicated, on 8/22/2018

Lisa R. Barton, Secretary U.S. International Trade Commission 500 E Street, SW, Room 112 Washington, DC 20436

On Behalf of Complainants: Michael T. Renaud, Esq. ☐ Via Hand Delivery MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC ☑ Via Express Delivery One Financial Center ☐ Via First Class Mail Boston, MA 02111 ☐ Other: On Behalf of Respondents VIZIO, Inc.: Cono A. Carrano, Esq. ☐ Via Hand Delivery AKIN GUMP STRAUSS HAUER & FELD LLP Robert S. Strauss Building ☐ Via First Class Mail 1333New Hampshire Avenue, NW ☐ Other: Washington, DC 20036 On Behalf of Respondents MediaTek, Inc., MediaTek USA Inc., and Sigma Designs, Inc.: Tyler T. VanHoutan, Esq. ☐ Via Hand Delivery MCGUIREWOODS LLP ☑ Via Express Delivery 600 Travis Street, Suite 7500 ☐ Via First Class Mail Houston, TX 77002 ☐ Other:

UNITED STATES INTERNATIONAL TRADE COMMISSION Washington, D.C.

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Inv. No. 337-TA-1044

COMMISSION OPINION

On April 13, 2018, the presiding Administrative Law Judge ("ALJ") in the above-identified investigation issued her final initial determination ("FID") finding a violation of section 337 of the Tariff Act of 1930, as amended, 19 U.S.C. § 1337 ("section 337"), by Respondents VIZIO, Inc. ("VIZIO"), MediaTek Inc. and Media Tek USA Inc. (collectively, "MediaTek"), and Sigma Designs, Inc. ("SDI"). Having considered the FID, the parties' petitions, responses, and written submissions, and the record in this investigation, the Commission has determined to affirm the FID's ultimate conclusions of a section 337 violation with respect to U.S. Patent No. 7,633,506 ("the '506 patent") and no section 337 violation with respect to U.S. Patent No. 7,796,133 ("the '133 patent"). The Commission has also determined to modify the FID's analysis in part as explained below. All findings in the FID that are consistent with this opinion are affirmed.

I. BACKGROUND

A. Procedural Background

By publication in the Federal Register on March 22, 2017, the Commission instituted this investigation based on a complaint filed by Complainants Advanced Micro Devices, Inc. of Sunnyvale, California and ATI Technologies ULC of Markham, Ontario (collectively, "AMD"

or "Complainants"). See 82 Fed. Reg. 14748 (Mar. 22, 2017). The complaint, as amended, alleges violations of section 337 of the Tariff Act of 1930, as amended (19 U.S.C. § 1337), based upon the importation into the United States, the sale for importation, and the sale within the United States after importation of certain graphics systems, components thereof, and consumer products containing the same by reason of infringement of claims 1-9 of the '506 patent; claims 1-13 and 40 of the '133 patent; claims 2-5, 6-10, and 11 of U.S. Patent No. 8,760,454 ("the '454 patent"); and claims 1-8 of U.S. Patent No. 9,582,846 ("the '846 patent"). See id.

In addition to VIZIO, MediaTek, and SDI, the notice of investigation identified LG Electronics, Inc., LG Electronics U.S.A., Inc., and LG Electronics MobileComm U.S.A. Inc. (collectively, "LG") as respondents in this investigation. *See id.* The Office of Unfair Import Investigations is also a party to the investigation. *See id.* On October 20, 2017, the ALJ issued an initial determination terminating the investigation as to LG based on settlement. *See* Order No. 48 (Oct. 20, 2017), *unreviewed*, Comm'n Notice (Nov. 13, 2017).

The ALJ also terminated the investigation with respect to all asserted claims of the '454 and '846 patents; claims 6, 7, and 9 of the '506 patent; and claims 2, 4-13, and 40 of the '133 patent. See Order No. 33 (Aug. 15, 2017), unreviewed, Comm'n Notice (Sept. 5, 2017); Order No. 43 (Oct. 5, 2017), unreviewed, Comm'n Notice (Oct. 31, 2017); Order No. 49 (Oct. 20, 2017), unreviewed, Comm'n Notice (Nov. 13, 2017); Order No. 53 (Oct. 31, 2017), unreviewed, Comm'n Notice (Nov. 28, 2017). Claims 1-5 and 8 of the '506 patent and claims 1 and 3 of the '133 patent (hereinafter, "the asserted claims") remain pending in this investigation.²

¹ "Respondents," hereinafter, means VIZIO, MediaTek, and SDI.

² "Asserted patents," hereinafter, means the '506 and '133 patents.

On September 28, 2017, AMD filed an unopposed motion for summary determination that it satisfied the economic prong of the domestic industry requirement ("Domestic Industry Motion," EDIS Doc. No. 624231). The ALJ did not issue a ruling on AMD's Domestic Industry Motion. On October 26, 2017, the parties filed a joint stipulation in which Respondents agreed that AMD satisfied both the economic and technical prongs of the domestic industry requirement. *See* JX-9C, Stipulation on Domestic Industry. AMD and VIZIO also filed a joint stipulation concerning importation and inventory on November 6, 2017. *See* JX-10C, Stipulation on Importation and Inventory.

On November 8, 2017, the ALJ held a telephonic conference during which she provided her rulings with respect to the level of skill in the art and the constructions of the disputed claim terms. *See* November 8, 2017 Teleconference Tr., EDIS Doc. No. 629745 ("Markman Order Tr.").

The ALJ conducted an evidentiary hearing from November 27, 2017 through December 1, 2017,³ and on April 13, 2018, the ALJ issued her FID finding a violation of section 337. Specifically, the FID finds that: (1) certain accused products infringe the '506 patent but not the '133 patent; (2) the asserted claims are not invalid; and (3) Complainants satisfy the economic and technical prongs of the domestic industry requirement with respect to both asserted patents. In addition, the ALJ issued a Recommended Determination ("RD") recommending that the Commission issue: (1) a limited exclusion order ("LEO") against the infringing accused products; and (2) CDOs against Respondents VIZIO and SDI. The ALJ further recommended against setting a bond during Presidential review. On April 27, 2018, the ALJ issued errata to correct clerical errors in the FID.

³ The transcript of the evidentiary hearing is referred to, hereinafter, as "Hearing Tr."

On April 30, 2018, Respondents filed a petition for review of the FID ("Respondents' Pet.") and Complainants filed a contingent petition for review ("Complainants' Pet."). On May 8, 2018, the parties filed responses to each other's petition (referred to, hereinafter, as "Complainants' Pet. Resp.," "Respondents' Pet. Resp.," and "IA's Pet. Resp.").

On June 14, 2018, the Commission issued a Notice determining to review the FID in part. See 83 Fed. Reg. 28660-62 (June 20, 2018). Specifically, the June 14, 2018 Notice provided that:

[T]he Commission has determined to review the claim constructions of the terms: "unified shader" (recited in the '506 and '133 patent claims), "packet" (recited in the '133 patent claims), and "ALU/memory pair" (recited in the '133 patent claims). In view of the Commission's claim construction review, the Commission will also review the relevant FID's findings with respect to infringement, validity, and technical prong of the domestic industry requirement. Furthermore, the Commission has determined to review whether the importation requirement is satisfied with respect to Respondents MediaTek and SDI. The Commission has determined not to review the remainder of the FID.

See id. In addition, the June 14, 2018 Notice proposed constructions for the claim terms under review as follows: (1) unified shader: a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include separate dedicated hardware blocks that perform separate color and texture operations, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates; (2) packet: data bundle containing texture coordinate and color value information for one or more pixels, wherein said information is received simultaneously by the unified shader; and (3) ALU/memory pair: does not exclude control logic or circuitry. See id. Furthermore, the June 14, 2018 Notice requested

⁴ "IA" means the Commission's Investigative Attorney.

briefing in response to certain questions relating to the claim constructions under review. See id. The Commission also solicited written submissions on the issues of remedy, the public interest, and bonding. See id.

On June 28, 2018, the parties filed written submissions in response to the June 14, 2018 Notice ("Complainants' Suppl. Br.," "Respondents' Suppl. Br.," and "IA's Suppl. Br."), and on July 6, 2018, the parties filed responses to each other's submissions ("Complainants' Suppl. Resp.," "Respondents' Suppl. Resp.," and "IA's Suppl. Resp.").

On June 26, 2018, Complainants filed a motion for leave to amend the complaint and notice of investigation to add V-Silicon Inc. and V-Silicon International, Inc. (collectively, "V-Silicon") as Respondents in this Investigation and a memorandum in support thereof ("Mem."). On July 5 and 6, 2018, the IA and Respondents, respectively, filed responses to Complainants' motion to amend ("IA's Mem. Resp." and "Respondents' Mem. Resp.").

B. The Asserted Patents

1. The '506 Patent

The '506 patent, titled "Parallel Pipeline Graphics System," issued on December 15, 2009, and claims priority to a provisional patent application filed on November 27, 2002. The '506 patent generally relates to "[a] parallel pipeline graphics system includ[ing] a back-end configured to receive primitives and combinations of primitives (*i.e.*, geometry) and process the geometry to produce values to place in a frame buffer for rendering on screen." *See JX-1*, '506 patent at Abstract. The '506 patent explains that "[g]raphics chips are specifically designed to handle the complex and tedious instruction processing that must be used to render the graphics to the screen." *Id.* at 2:17-19. The '506 patent also explains that "[g]raphics chips have a frontend and a back-end," "[t]he front-end typically receives graphics instructions and generates the

primitives or combination of primitives that define geometric patterns," and "[t]he primitives are then processed by the back end where they might be textured, shaded, colored, or otherwise prepared for final output." *Id.* at 2:19-26. The '506 patent further states that "[m]odern graphics processing chip back-ends are equipped to handle three-dimensional data," but "[w]hen processing three-dimensional data, memory bandwidth becomes a limitation on performance." *Id.* at 2:32-36. "Unlike prior single pipeline implementation," the '506 patent continues, "some embodiments use two or four parallel pipelines" and "[w]hen geometry data is sent to the back-end, it is divided up and provided to one of the parallel pipelines." *Id.* at 2:49-58, Abstract.

Independent claim 1 of the '506 patent recites:

1. A graphics chip comprising:

a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;

a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;

wherein said back-end in the graphics chip comprises multiple parallel pipelines;

wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and

wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading.

2. The '133 Patent

The '133 patent, titled "Unified Shader," issued on September 14, 2010, and relates to a provisional patent application filed on November 18, 2002 (earliest priority date). The '133 patent generally relates to "a unified shader unit used in texture processing in graphics processing device." *See* JX-3, '133 patent at Abstract. The '133 patent states that "[u]nlike the

conventional method of using one shader for texture coordinate shading and another for color shading, the present shader performs both operations" and "uses the same precision for both texture coordinate and color shading, thus simplifying the complexity of programming for two separate conventional shaders with different levels of precision." *Id.* The '133 patent explains that "[i]n prior art systems, indirect texture and bump mapping would have required large FIFO⁵ memory structures" while "[t]he unified shader in the present invention handles such mapping without the huge FIFOs and buffer register needed in a conventional texture shader." *Id.* at 3:46-50. For example, the '133 patent provides that "the internal clock scheduling mechanism and architecture ALU/SRAM pairs of the unified shader enable it to use only a single memory structure, which may be a FIFO." *Id.* at 3:50-53. The '133 patent further states that "because the buffer register is not needed in the FIFO of the unified shader, the cost associated with synchronizing between a buffer register and a FIFO is removed." *Id.* at 3:56-58.

Independent claim 1 of the '133 patent recites:

1. A unified shader comprising:

an input interface for receiving a packet from a rasterizer;

a shading processing mechanism configured to produce a resultant value from said packet by performing one or more shading operations, wherein said shading operations comprise both texture operations and color operations and comprising at least one ALU/memory pair operative to perform both texture operations and color operations wherein texture operations comprise at least one of: issuing a texture request to a texture unit and writing received texture values to the memory and wherein the at least one ALU is operative to read from and write to the memory to perform both texture and color operations; and

an output interface configured to send said resultant value to a frame buffer.

⁵ "FIFO" refers to "first-in, first-out . . . memory structure." See JX-3, '133 patent at Abstract.

C. The Domestic Industry Products

The FID describes AMD's domestic industry products as: (1) the Single Shader Products; and (2) the Multi Shader Products. *See* FID at 30. The FID further states that the domestic industry products contain a GFX 8, GFX 8.1, or GFX 9 graphics processing unit ("GPU"). *See id.* The FID finds that the Single Shader Products practice claims 1 and 8 of the '506 Patent and claims 1 and 3 of the '133 Patent, while AMD's Multi Shader Products practice claims 1-5 and 8 of the '506 Patent and claims 1, 3, and 8 of the '133 Patent. *See id.* at 132-33.

D. The Accused Products

The FID describes the accused products as those products incorporating the Utgard GPU design from third-party ARM Holdings ("ARM"). See FID at 26. Specifically, the Utgard GPUs at issue in this investigation are: (1) [

] ("the Singlepipe Utgard GPU"); and (2) the ARM Mali 400 [] MPx⁶ models, [] ("the Multipipe Utgard GPUs"). See id. at 26-27.

More specifically, the accused Singlepipe products include MediaTek's [

], and VIZIO's products (i.e., televisions) that

incorporate accused MediaTek's Singlepipe IC. See id. at 27, 29. And the accused Multipipe products include MediaTek's ICs [

]; SDI's ICs [

⁶ "MPx" refers to GPU configurations having more than one [] (e.g., ARM Mali 400/[] MP2 or ARM Mali 400/[] MP4) as distinguished from the MP1 model, which contains only one [] (e.g., ARM Mali 400 MP1).

]; and VIZIO's televisions that incorporate MediaTek's and SDI's accused Multipipe ICs. See id. at 27-30.

AMD argues that the Singlepipe Utgard GPU infringes claims 1 and 3 of the '133 patent and the Multipipe Utgard GPUs infringe all of the asserted claims of both the '506 and '133 patents. *See id.* at 27.

II. STANDARD ON REVIEW

Commission Rule 210.45(c) provides that "[o]n review, the Commission may affirm, reverse, modify, set aside or remand for further proceedings, in whole or in part, the initial determination of the administrative law judge" and that "[t]he Commission also may make any findings or conclusions that in its judgment are proper based on the record in the proceeding."

See 19 C.F.R. § 210.45(c). In addition, as explained in Certain Polyethylene Terephthalate

Yarn and Products Containing Same, "[o]nce the Commission determines to review an initial determination, the Commission reviews the determination under a de novo standard." Inv. No. 337-TA-457, Comm'n Op., 2002 WL 1349938, *5 (June 18, 2002) (citations omitted). This is "consistent with the Administrative Procedure Act which provides that once an initial agency decision is taken up for review, 'the agency has all the powers which it would have in making the initial decision except as it may limit the issues on notice or by rule." Id. (citing 5 U.S.C. § 557(b)).

III. <u>DISCUSSION</u>

As discussed *supra* section I(A), the Commission determined to review whether the importation requirement is satisfied with respect to Respondents MediaTek and SDI. *See* 83 *Fed. Reg.* 28660-62 (June 20, 2018). In addition, the Commission determined to review the claim constructions of the terms: "unified shader" (recited in the '506 and '133 patent claims),

"packet" (recited in the '133 patent claims), and "ALU/memory pair" (recited in the '133 patent claims). See id. Furthermore, in view of the Commission's claim construction review, the Commission also determined to review the FID's relevant findings with respect to infringement, validity, and technical prong of the domestic industry requirement. See id. The Commission has determined not to review the remainder of the FID and such findings have thus become the determination of the Commission. See 19 C.F.R. § 210.42(h)(2).

A. Importation

The Commission finds that the record evidence establishes that the importation requirement is satisfied for both MediaTek and SDI.

In particular, the Commission finds that MediaTek and SDI did not simply place their respective products into the stream of commerce with no knowledge that they would be imported into the United States. See Certain Erasable Programmable Read Only Memories, Components Thereof, Prods. Containing Such Memories, and Processes for Making Such Memories, Inv. No. 337-TA-276, Initial Determination, 1988 WL 1524737, at *14 (Nov. 16, 1988), unreviewed in relevant part, Comm'n Notice, 54 Fed. Reg. 1011-01, 1989 WL 271090 (Jan. 11, 1989) (finding the importation requirement satisfied where respondent took "actions . . . purposefully directed to the United States" and "has done much more than simply place its . . . products into the stream of commerce"); compare Certain Integrated Circuits, Processes for Making Same, and Prods. Containing Same, Inv. No. 337-TA-450, Order No. 15, Initial Determination, 2001 WL 1598072, at *4 (Nov. 2, 2001), unreviewed, Comm'n Notice, 2001 WL 1563177 (Dec. 5, 2001) ("Standing alone, placement of a product in the stream of commerce is not sufficient to establish importation.").

MediaTek and SDI knew that their respective accused GPUs would subsequently be imported into the United States by VIZIO. See Certain Inkjet Ink Cartridges with Printheads & Components Thereof, Inv. No. 337-TA-723, Initial Determination, 2011 WL 3489151 (June 10, 2011) ("With regard to a 'sale for importation,' a complainant must prove that a respondent sold infringing articles and knew or should have known that those articles would be subsequently exported to the United States") (citation omitted), aff'd in relevant part, Comm'n Op. (Dec. 1, 2011); accord IA's Pet. Resp. at 10-11. VIZIO is one of the largest television providers in the U.S. market (see RX-543) and MediaTek and SDI are VIZIO's [] providers of GPUs (see CX-3879C, VIZIO's Interrog. Resps.). The VIZIO accused products are [

]. See JX-10C, Stipulation on Importation and Inventory at JX-10C.20.

MediaTek knows that [

]. See CX-3848C, MediaTek's Interrog.

Resps. at CX-3848C.19 ("[I]t is MediaTek's understanding that the information sought in this Interrogatory⁷ [

]"); CX-129C, Hwang⁸ Dep. Tr. at 21:1-24. SDI similarly [

]

⁷ The relevant Interrogatory requests information on "the first projected quarter in which the MediaTek Future Product will be: (a) imported, sold for importation, and/or sold within the United States after importation, into the United States; and (b) marketed, advertised, announced, or promoted for importation, sale for importation, and/or sale in the United States." See CX-3848C.18.

⁸ Mr. John Hwang is VIZIO's Rule 30(b)(6) witness (corporate representative).

the United States." *See* CX-135C; CX-129C, Hwang Dep. Tr. at 23:21-25, 39:23-41:23. Thus, MediaTek and SDI did not merely place their respective products into the stream of commerce but knew and participated in VIZIO's importation and sale of infringing articles in the United States. As such, the importation requirement is satisfied as to Respondents MediaTek and SDI.

Thus, the Commission has determined to affirm the FID's findings that Complainants satisfy the importation requirement as to MediaTek and SDI, and the Commission supplements the FID's analysis as provided above.

B. The '506 Patent

1. <u>Claim Construction</u>

The Commission has determined to review the FID's claim construction for the term "unified shader" and to clarify that the term means "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include a circuit having separate dedicated hardware blocks that perform separate color shading and texture coordinate shading, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates."

The FID construes "unified shader" as "a single shader circuit capable of performing color shading and texture coordinate shading." See FID at 40 (citing Markman Order Tr.).

Respondents fault the FID for expanding the scope of the term "unified shader," to include "multiple components or units [that] can perform color and texture operations, as long as these components or units are within the same electronic loop." See Respondents' Pet. at 14.

Respondents contend that the FID's "finding that a 'unified shader' can be comprised of 'multiple components or units to perform color and texture operations, as long as these

components or units are within the same electronic loop'... is erroneous in light of th[e] clear disavowal of claim scope during prosecution [over Zhu U.S. Patent No. 6,697,063]." See id. at 15-16 (citing FID at 58; JX-2, '506 Patent Prosecution File at JX-2.387-388). According to Respondents, "Figure 17 of Zhu clearly shows that the color, texture, and other blocks [are] part of the 'same electronic loop.'" See id. at 16 n.11. Complainants respond that "the multiple subcomponents of the unified shader make up a 'single shader circuit' because color shading and texture coordinate shading are not performed in separate circuits," i.e., "the internal circuitry of each of the [unified shader] boxes participates in providing the capability of performing both color shading and texture coordinate shading." See Complainants' Pet. Resp. at 16.

The construction of the claim term "unified shader" may not encompass prior art embodiments, which were distinguished and therefore disclaimed during prosecution. See Edwards Lifesciences LLC v. Cook Inc., 582 F.3d 1322, 1333 (Fed. Cir. 2009) ("[I]n attempting to distinguish claims without an express malleable wire limitation over certain prior art, [the patentee] stated that the written description 'expressly teaches that the wire forms are malleable, deformable, non-springy material' and that they are not 'self-expanding.' . . . [The patentee] cannot now reclaim what it disclaimed during prosecution and throughout the specification, viz., resilient wires."); Rheox, Inc. v. Entact, Inc., 276 F.3d 1319, 1326 (Fed. Cir. 2002) (finding that the patentee relinquished a particular claim construction based on the totality of the prosecution history, including amendments to claims and arguments made to overcome or distinguish references). In particular, the patentee stated during the prosecution of the '506 patent:

As set forth in paragraph 53 and elsewhere in the Specification, unlike Zhu the claimed unified shader is operative to apply a program sequence of executable instructions to rasterized values and is operative to perform both color shading and/or texture shading. No such structure is set forth in the cited portion of the Zhu reference. Instead the Zhu reference utilizes separate dedicated

hardware blocks as shown to perform separate color and texture interpolation operations.

See JX-2, '506 Patent Prosecution History at JX-2.387-388. Thus, the "unified shader" claim term may not broadly encompass an embodiment wherein distinct components or units perform either color shading or texture coordinate shading as long as these components or units are within the same electronic loop. Such construction would encompass the Zhu prior art embodiment which was expressly distinguished and disclaimed during prosecution.

However, contrary to Respondents' assertions, it does not appear that the FID applied the broad construction that was disclaimed during prosecution. Rather, in stating that "multiple components or units can perform color and texture operations, as long as these components or units are within the same electronic loop," the FID was rejecting Respondents' argument that the claimed unified shader refers to a single component. See FID at 57-58. And the FID applied a "single shader circuit" construction which, consistent with the patentee's disclaimer during prosecution, excludes an embodiment wherein separate dedicated hardware blocks perform separate color shading and texture coordinate shading. See, e.g., FID at 79 (rejecting invalidity claim over prior art in which "shading and texturing operations are performed by separate hardware components or circuits"); compare id. at 53, 59 (finding that [

] components of the accused unified

⁹ For example, Respondents do not explain in what way the accused products are similar to the disclaimed embodiment of Zhu, and Respondents do not identify components of the accused unified shader that separately performs color shading or texture coordinate shading. While Respondents argue that "the []," there is no requirement for the unified shader to generate texture coordinates but rather, "texture coordinate shading . . . involves modifying texture coordinates after the texture coordinates are generated." See FID at 62; see also id. ("[T]he rasterizer, not the unified shader, produces the texture coordinates, and . . . the unified shader applies texturing instructions to the rasterized texture coordinates.") (citing JX-1, '506 patent at 6:38-49); compare id. at 59 ("The Utgard GPU contains a [].").

shader performs both color shading and texture coordinate shading). This is also consistent with the '506 patent specification which "shows a unified shader architecture according to an embodiment of the present invention" wherein the "unified shader" may include multiple components such as a "control logic block 1244" and "SRAM/ALU pairs 1220, 1222, 1224, and 1226," and those components participate in performing both color and texture coordinate (texture address¹⁰) shading. *See* JX-1, '506 patent at Figure 10, 3:39-40, 9:60-10:22; *see also id.* 6:53-57 ("The conventional distinction between shading operations (i.e., color texture map and coordinate texture map or color shading operation and texture address operation) is not handled by the use of separate shaders."); *accord* Complainants' Suppl. Br. at 6; *accord* IA's Suppl. Br. at 10-11.¹¹

The Commission also finds that the FID correctly determined that "texture coordinate shading" is required in the construction of the term "unified shader," and the Commission further clarifies that "texture coordinate shading" may include texture address operations, indirect

As explained *infra*, the '506 patent specification uses "texture address shading" and "texture coordinate shading" interchangeably. *See also* Complainants' Claim Construction Br. at 61 (EDIS Doc. No. 617784) ("In the '506 patent specification, the patentee uses the terms 'texture coordinate shading' and 'texture address shading' interchangeably to show that 'texture coordinate/address shading' are encompassed by 'texture shading. . . . Indeed, the disclosure equates 'texture coordinates' with 'texture addresses.'").

The unified shader may also include separate hardware components for performing functions other than color shading or texture coordinate shading, e.g.: "(a) block 1202 . . . that is separate and dedicated to delaying only color values but not texture coordinates; (b) wire 1204 that is separate and dedicated to carrying only color values but not texture coordinates; and (c) wire 1206 that is separate and dedicated to carrying only texture coordinates but not color values." See Complainants' Suppl. Br. at 5 (citing JX-1, '506 patent at Figure 10).

texturing, and bump mapping performed by the unified shader to modify texture coordinates. ¹² The '506 patent specification makes clear that "[t]he unified shader performs both color shading and texture address shading." *See* JX-1, '506 patent at 6:52-53. The '506 patent specification states that:

A unified shader 570 works in conjunction with the texture unit 585 and applies a programmed sequence of instructions to the rasterized These instructions may involve simple mathematical values. functions (add, multiply, etc.) and may also involve requests to the texture unit. A unified shader reads in rasterized texture addresses and colors, and applies a programmed sequence of instructions. A unified shader is so named because the functions of a traditional color shader and a traditional texture address shader are combined into a single, unified shader. 13 The unified shader performs both color shading and texture address shading. The conventional distinction between shading operations (i.e., color texture map and coordinate texture map or color shading operation and texture address operation) is not handled by the use of separate shaders. In this way, any operation, be it for color shading or texture shading. may loop back into the shader and be combined with any other operation.

The functionality of a unified shader is further described in commonly owned co-pending U.S. patent application entitled

[&]quot;[T]exture coordinate shading is a subset of texture shading [S]hading is changing or manipulating a value, right." Hearing Tr. at 444:11-20 (Reinman); *id.* at 1169:12-18 (Edwards) ("[C]olor shading and texture coordinate shading . . . are types of color and texture operations, respectively."); *see also* FID at 23 ("An example of texture coordinate shading is the depiction of reflections in irregular objects, such as reflections in a pond in which the water is moving and the reflected texture changes over time.") (citing Hearing Tr. at 1377:15-1378:7 (Wolfe)); *id.* at 58 ("[E]xperts for both Complainants and Respondents agreed that texture coordinate shading is a more complex texture shading operation than texture mapping, which involves modifying texture coordinates once they are generated.") (citations omitted); Hearing Tr. at 1090:2-4 (Edwards) ("[T]exture coordinate shading is the ability to take . . . [t]exture coordinates and modify them."); JX-3, '133 patent at 2:58-61 ("[T]exture coordinate shaders have been limited to only performing high precision bump mapping displacement algorithms").

¹³ This statement explicitly defines the "unified shader" as performing the functions of a traditional color shader and a traditional texture address shader (*i.e.*, texture coordinate shader), and shows that the patentee acted as its own lexicographer. See Edwards Lifesciences, 582 F.3d at 1329.

"Unified Shader," with Ser. No. 10/730,965, filed Dec. 8, 2003 [(the '133 patent)], and is hereby fully incorporated by reference.

See JX-1, '506 patent at 6:43-63. The '133 patent specification, which is "fully incorporated by reference" into the '506 patent specification, similarly provides that:

The unified shader performs both color shading and texture coordinate shading. The unified shader takes a relatively high numerical precision like a texture coordinate shader, but uses the same precision for color shading. The conventional distinction between shading operations (i.e., color texture map and coordinate texture map or color shading operation and texture coordinate operation) is not handled by the use of separate shaders. In the present invention, such distinction is only the intent of the application and the application program interface (API). In this way, any operation, be it for color shading or texture shading, may loop back into the shader and be combined with any other operation.

See JX-3, '133 patent at 3:18-29; see also id. at Abstract ("The present invention is a unified shader unit used in texture processing in graphics processing device. Unlike the conventional method of using one shader for texture coordinate shading and another for color shading, the present shader performs both operations.").

In their claim construction briefing, Complainants acknowledged that texture coordinate shading can include texture address operations, indirect texturing, and bump mapping (provided texture coordinates are modified). See Complainants' Claim Construction Br. at 13 (EDIS Doc. No. 617784) ("[A] 'texture coordinate shader[]' is used to execute texture coordinate threads to, for example, alter the texture coordinates of a pixel in indirect texturing or perform bump mapping."); id. at 23 ("The conventional wisdom in the graphics processing industry was to employ highly specialized and dedicated circuitry for (1) modifying textures, via processes such as bump mapping and indirect texturing, and calculating perspective correct texture coordinates."); id. at 61 ("In the '506 patent specification, the patentee uses the terms 'texture coordinate shading' and 'texture address shading' interchangeably to show that 'texture

coordinate/address shading' are encompassed by 'texture shading. . . . Indeed, the disclosure equates 'texture coordinates' with 'texture addresses.'"); *id.* ("The '506 patent specification further supports that 'indirect texturing' and bump mapping (coordinate texture mapping) are accomplished by executing texture coordinate/address operations."); *id.* at 63 ("[B]ump mapping is accomplished by altering texture coordinates which is done by 'texture coordinate operations.' . . . [S]ince bump mapping is an indirect texturing operation, indirect texturing includes 'texture coordinate operations.'") (citing '133 patent at 2:30-42). Thus, "texture coordinate shading" broadly means any modification to texture coordinates, which can be accomplished by the unified shader through indirect texturing, bump mapping, or texture address operations. ¹⁴

Accord IA's Suppl. Br. at 12.

Respondents argue that texture coordinate shading is not required in the construction of "unified shader." See, e.g., Respondents' Suppl. Br. at 2. In particular, Respondents cite to a recent decision by the Patent Trial and Appeal Board's ("PTAB") to institute inter partes review proceedings for the '506 patent. See id. at 2 n.1; Respondents' Pet. at 19 n.14. Respondents note that the PTAB reaches a different conclusion with respect to the construction of a "unified shader," and states that "the term 'texture coordinate shading'... is not used, much less defined in the '506 patent." See Respondents Suppl. Br. at 2 n.1; PTAB Decision at 14 (Apr. 27, 2018) (EDIS Doc. No. 643698). As noted above, however, the '506 patent specification explicitly provides that "Itlhe unified shader performs ... texture address shading," a term used

¹⁴ Complainants' argument that "texture coordinate shading can, but is not required to, be used during texture address operations, bump-mapping, and indirect texturing" (*see* Complainants' Suppl. Br. at 13) is not inconsistent with the Commission's construction. *Accord* IA's Suppl. Resp. at 7 ("[T]he use of 'may' in the Commission's construction adequately addresses the fact that texture address operations, indirect texturing, and bump mapping can, but need not involve, texture coordinate operations.").

interchangeably with "texture coordinate shading" in the '506 patent. See, e.g., Complainants' Claim Construction Br. at 61. And Respondents' expert testified that "texture address operations and texture coordinate shading or texture coordinate operations are equivalent" and that "[his] understanding is that AMD agrees with [him] on this." See Hearing Tr. at 995:19-22 (Edwards¹⁵); see also id. at 444:21-445:8 (Reinman¹⁶) ("[T]exture address calculations [are] akin to texture coordinate shading. [T]exture coordinates . . . are provided to the texture unit [while] the addresses . . . are in memory. . . . [Y]ou perform a texture address operation . . . through texture coordinate shading."); JX-1, '506 patent at 11:15-17 ("Each pixel contains one or more sets of texture coordinates (texture addresses), and one or more color values.").

Furthermore, the '506 patent specification explicitly incorporates the '133 patent disclosure and states that the functionality of the unified shader is further described therein.

Therefore, the construction of "unified shader" should be also based on the disclosure of the '133 patent. See Paice LLC v. Ford Motor Company, 881 F.3d 894, 906-07 (Fed. Cir. 2018).

Thus, the Commission has determined on review to modify the FID's construction of the term "unified shader" and to construe such term to mean "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include a circuit having separate dedicated hardware blocks that perform separate color

¹⁵ Dr. Stephen Edwards is Respondents' expert on invalidity of the '506 and '133 patents.

¹⁶ Dr. Glenn Reinman is AMD's technical expert on infringement.

shading and texture coordinate shading,¹⁷ and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates."

2. Infringement

AMD asserted that the Multipipe Utgard GPUs infringe claims 1-5 and 8 of the '506 patent. In light of the Commission's review of the FID's claim construction of the term "unified shader," discussed *supra* section III(B)(1), the Commission also determined to review the FID's relevant infringement findings. *See* 83 *Fed. Reg.* 28660-62 (June 20, 2018).

(i) Claim 1

Claim 1 of the '506 patent recites:

[1pre] A graphics chip comprising:

[1a] a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;

[1b] a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;

[1c] wherein said back-end in the graphics chip comprises multiple parallel pipelines;

[1d] wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and

While the June 14, 2018 Notice proposed broadly excluding a circuit "having separate dedicated hardware blocks that perform separate color and texture operations," from the scope of the term "unified shader," see 83 Fed. Reg. 28660-62 (June 20, 2018), upon further analysis of the record, the Commission finds that the intrinsic evidence only supports a narrow disclaimer of "a circuit having separate dedicated hardware blocks for performing separate color shading and texture coordinate shading." Accord Complainants' Suppl. Br. at 4 ("Based on the intrinsic evidence, there are only two very specific color and texture operations that must be implemented as a shared hardware block within the unified shader, and which cannot be implemented in 'separate dedicated hardware blocks' – 'color shading' and 'texture coordinate shading.'") (citing JX-1, '506 patent at 6:43-53); IA's Suppl. Resp. at 5.

[1e] wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading.

As explained below, the Commission's modified construction for the term "unified shader" does not impact the FID's infringement analysis, particularly with respect to disputed claim element [1e] of the '506 patent which recites that term. *Accord* IA's Suppl. Br. at 12-13; Complainants' Suppl. Br. at 14-15. In particular, the unified shader of the accused Multipipe GPUs does not have separate dedicated hardware blocks that perform separate color shading and texture coordinate shading. *See*, *e.g.*, FID at 53, 59 ([

]). Accordingly, the Commission has determined to affirm the FID's infringement findings.

The evidentiary record supports by a preponderance of the evidence the FID's conclusion that the accused Multipipe GPUs satisfy the "unified shader" limitation. The FID finds that "[e]vidence submitted in this Investigation demonstrates that each of the . . . Accused Multipipe Products contains parallel pipelines further comprising a unified shader that is programmable to perform both color shading and texture shading." *See* FID at 52 (citing Hearing Tr. at 258:11-265: 14 (Reinman)); CDX-6C). The FID reasons that "[

]." See id. at 53 (citing Hearing Tr. at 260:20-261:21 (Reinman)); CDX-6C); see also id. at 53, 59 (finding that [

]).

Respondents argue that the FID "fail[s] to make a finding that any of the Accused Multipipe Products meet the claim limitation requiring 'texture shading' (as that term was construed by the ALJ)." See Respondents' Pet. at 27-28. Respondents acknowledge that the FID "addressed . . . whether the Accused Multipipe Products were capable of 'texture coordinate shading," but Respondents argue that "making a finding that the Accused Multipipe Products perform 'texture coordinate shading' does not satisfy the requirement that those products also perform 'texture shading." See id. at 26. The record does not support this contention. Both Complainants' and Respondents' experts agree that "texture coordinate shading is a subset of texture shading." See Hearing Tr. at 444:11-20 (Reinman); see also id. at 1169:12-18 (Edwards) ("[C]olor shading and texture coordinate shading . . . are types of color and texture operations, respectively."); accord Complainants' Pet. Resp. at 33-34. Thus, because the FID finds that the alleged unified shader in the accused Multipipe products performs "texture coordinate shading," the FID also finds that the alleged unified shader performs "texture shading." See FID at 58-62; accord IA's Pet. Resp. at 23.

Respondents also fault the FID and AMD for selecting a subset of functional units [

] of the Utgard GPU. See Respondents' Pet. at 28-30; accord Respondents'

Suppl. Br. at 3-4. Respondents argue that Dr. Reinman's "gerrymandered" blue polygon¹⁸ does not perform "color shading and texture coordinate shading" as required by the construction of "unified shader." See Respondents' Pet. at 30; accord Respondents' Suppl. Br. at 4.

Respondents contend that "components Dr. Reinman specifically excluded from his blue polygon are necessarily required for color and texture shading to occur." See Respondents' Pet.

¹⁸ The "blue polygon" is depicted in Complainants' demonstrative CDX-100C.70 and shows (in blue) the boundaries of the accused unified shader. *See* CDX-100C.70; *see also* FID at 53.

at 30. In particular, Respondents assert that Dr. Reinman did not include the [] in his blue polygon and that such component "[] both of which are necessary to fully execute a shader program." See id. at 32; see also Respondents' Suppl. Br. at 8-9.

Respondents further contend that "the Utgard Unified Shader identified by Dr. Reinman cannot meet this limitation because it excludes the only unit in the accused Utgard GPU capable of performing []." See Respondents' Pet. at 36; see also Respondents' Suppl. Br. at 4. In particular, Respondents argue that "those values that are within the blue polygon are not 'texture coordinates' []." See Respondents' Pet. at 36; see also Respondents' Suppl. Br. at 5.

The Commission finds that the FID correctly concluded that the accused Multipipe GPUs include the claimed unified shader.²⁰ We agree with the FID that "one cannot avoid infringement merely by adding elements if each element recited in the claims is found in the accused device." *See* FID at 55 (citing *Stiftung v. Renishaw PLC*, 945 F.2d 1173, 1178 (Fed. Cir. 1991)); *accord* IA's Suppl. Resp. at 5 ("In the parlance of patent law, the transition

¹⁹ Complainants explain that [] corresponds to the rasterizer. See, e.g., Complainants'
Pet. at 6 ("[T]he []."); Hearing Tr. at 283:89 (Reinman) ("[The rasterizer] []."); CDX-6C.

We note that Respondents admit that "the [] is a 'single shader circuit," but argue that "Dr. Reinman's 'unified shader' is not." See Respondents' Reply Post-Hearing Br. at 21 (EDIS Doc. No. 633815). Thus, for purposes of claim 1 of the '506 patent, there is no dispute that the "unified shader" limitation is satisfied, whether it is through Dr. Reinman's blue polygon subset of the [] or through the [], as Respondents acknowledge.

'comprising' creates a presumption that the recited elements are only a part of the device and that the claim does not exclude additional, unrecited elements.") (citing *Crystal Semiconductor Corp.*v. *TriTech Microelectronics Int'l, Inc.*, 246 F.3d 1336, 1348 (Fed. Cir. 2001)).²¹

While Respondents argue that [

] there is no requirement for the unified shader to generate texture coordinates but rather, "texture coordinate shading . . . involves modifying texture coordinates after the texture coordinates are generated." See FID at 62; see also id. ("[T]he rasterizer, not the unified shader, produces the texture coordinates, and . . . the unified shader applies texturing instructions to the rasterized texture coordinates.") (citing JX-1, '506 patent at 6:38-49); compare id. at 59 ("The Utgard GPU contains [

]."). The record evidence shows that the [

]. See Complainants' Pet. Resp. at 44 (citing CX-1435C²² at CX-1435C.38; Hearing Tr. at 234:7-9, 283:6-15 (Reinman); id. at 772:4-8 (Lastra²³)); see also FID at 60-62 (citing Hearing Tr. at 840:8-841:17 (Lastra); id. at 842:14-23 (Lastra)); Hearing Tr. at 669:9-11 (Larri²⁴) (agreeing that [

]). This is consistent with the '506 patent specification which discloses a rasterizer

²¹ For the same reasons, if the accused Multipipe GPUs include a unified shader as construed *supra* section III(B)(1), Respondents cannot escape infringement merely by adding other components, *e.g.*, a texture unit or a rasterizer. *See* JX-1, '506 patent at 6:38-45, Figure 5; *accord* IA's Suppl. Resp. at 5-6.

²² CX-1435C is the Mali-400 MP GPU Technical Reference Manual.

²³ Dr. Anselmo Lastra is Respondents' technical expert on non-infringement.

²⁴ Guy Larri is ARM's corporate representative, a fact witness.

and a texture unit as separate and additional components vis-à-vis the unified shader. See JX-1, '506 patent at 6:38-45 ("Rasterizer 560 computes up to multiple sets of 2D or 3D perspective correct texture addresses and colors for each quad. . . . A unified shader 570 works in conjunction with the texture unit 585 and applies a programmed sequence of instructions to the rasterized values."); id. at Figure 5; id. at 9:37-42 ("Unified shader 1100 performs per-pixel shading calculations on rasterized values that are passed from rasterizer unit 1110. The results of the calculations are sent to frame buffer 1120. As part of the calculation performed by unified shader 1100, texture unit 1130 may receive texture lookup requests from the shader 1100."). Respondents' position, which requires the [] (i.e., the rasterizer) to be part of the unified shader, would impermissibly exclude the preferred embodiment from the scope of claim 1. See Accent Packaging, Inc. v. Leggett & Platt, Inc., 707 F.3d 1318, 1326 (Fed. Cir. 2013) ("We have held that 'a claim interpretation that excludes a preferred embodiment from the scope of the claim is rarely, if ever, correct."") (citation omitted).

Respondents also make much of the [] format of the numerical values in the accused unified shader and contend that such format proves the values are not texture coordinates, because texture coordinates have a [] format for receipt by the []. 26

See Respondents' Pet. at 37; Respondents' Suppl. Br. at 5. We disagree. Complainants persuasively established that the accused Multipipe products include a single shader circuit

²⁵ The '506 patent specification also makes clear that the unified shader is not required to issue a texture lookup request to the texture unit. See JX-1, '506 patent at 9:37-42; see also Complainants' Pet. Resp. at 40-41.

²⁶ Respondents also argue that "'texture coordinates' must be processed at the 'same precision' as used for color shading." *See* Respondents' Suppl. Br. at 5. But the record evidence shows that the [

capable of performing color shading and texture coordinate shading. See FID at 59-62. In particular, the FID finds, and the Commission agrees, that "Dr. Reinman's testimony, and the supporting evidence on which Dr. Reinman relied (i.e., CX-1384), was not persuasively rebutted by Respondents' expert, Dr. Lastra." See id. at 59-61 (citing Hearing Tr. at 264:7-265:5 (Reinman); CDX-100.68-69; CX-1384); see also Hearing Tr. at 841:1-842:23 (Lastra) (testifying that he did not know whether "reflectView.xy is a texture coordinate"). Complainants' I formatting is a technical expert, Dr. Reinman, also persuasively testified that "[t]he [way of encoding the number" and "[i]t doesn't change the actual value itself." See Hearing Tr. at 1314:25-1315:4 (Reinman); see also FID at 109-10 (citing Hearing Tr. at 298:12-300:14, 307:23-308:8 (Reinman); id. at 664:13-20 (Larri)). To the extent the FID suggests that the are distinct from texture coordinates merely because they are not values in [I format, see FID at 110, we disagree and reverse those findings as converted into [explained herein.

Nor do we find the failure to include the [] as part of the accused unified shader to be fatal to Complainants' infringement theory. Respondents contend that the [

], both of which are necessary to fully execute a shader program," but nothing requires the [] to be part of the unified shader as recited in claim 1 of the '506 patent (i.e., "a unified shader that is programmable to perform both color shading and texture shading"). Respondents provide no support for their contention that any component that is

incidental to the proper functioning of the unified shader must be included as part of the claimed unified shader.²⁷

Thus, the Commission's construction for the term "unified shader" clarifies the scope of the term but does not affect the FID's infringement analysis with respect to claim element [1e]. Accordingly, the Commission has determined to affirm the FID's findings and conclusion that the Multipipe Utgard GPUs infringe claim 1 of the '506 patent (except as noted above).

(ii) Dependent Claims 2-5 and 8

Respondents do not address dependent claims 2-5 and 8 separately and do not dispute that the accused Multipipe products satisfy the additional elements of those dependent claims. Thus, the Commission has determined to affirm the FID's findings and conclusion that the Multipipe Utgard GPUs infringe claims 2-5 and 8 of the '506 patent.

3. Domestic Industry - Technical Prong

In light of the Commission's review of the FID's claim construction of the term "unified shader," discussed *supra* section III(B)(1), the Commission also determined to review the FID's relevant domestic industry findings, particularly with respect to claim element [1e] of the '506 patent which recites that term. *See* 83 *Fed. Reg.* 28660-62 (June 20, 2018).

The FID finds that "[t]he undisputed evidence . . . demonstrates that Complainants' . . . Multi Shader Products practice [certain] claims of the '506 patent . . . and that Complainants have met the technical prong of the domestic industry requirement." *See* FID at 132 (citing Hearing Tr. at 309:18-323:6, 341:14-363:1 (Reinman); JX-9C, Stipulation on Domestic

²⁷ In any event, the accused products include the allegedly required [] and as such, Respondents cannot escape infringement of the '506 patent claims. See CX-1435 at CX-1435.37.

Industry). No party challenged the FID's findings with respect to the technical prong of the domestic industry requirement.

The Commission's modified construction for the term "unified shader" does not impact the FID's analysis with respect to the technical prong of the domestic industry requirement. In particular, the unified shader of the Domestic Industry Products does not have separate dedicated hardware blocks that perform separate color shading and texture coordinate shading. *See*Complainants' Initial Post-Hearing Br. at 69-70 (EDIS Doc. No. 632432) ("The AMD Unified Shader is capable of performing color shading and texture coordinate shading. In particular, each Domestic Industry Product uses the [

].") (citing Hearing Tr. at 355:5-356:17

(Reinman); CDX-4C).

Thus, the Commission has determined to affirm the FID's conclusion that the technical prong of the domestic industry requirement is satisfied with respect to the '506 patent.

4. Validity

In light of the Commission's review of the FID's claim construction of the term "unified shader," discussed *supra* section III(B)(1), the Commission also determined to review the FID's relevant validity findings. *See* 83 *Fed. Reg.* 28660-62 (June 20, 2018).

Respondents assert that claims 1, 2, and 8 of the '506 patent are invalid as obvious over Papakipos U.S. Patent No. 6,532,013 (RX-376) or Donham U.S. Patent No. 6,980,209 (RX-142), in view of Gibson U.S. Patent No. 6,750,867 (RX-368). Respondents also assert that claims 3-5 are invalid as obvious over Papakipos (RX-376) or Donham (RX-142), in view of Gibson (RX-

368) and Zhu U.S. Patent No. 6,697,063 (RX-359). The FID finds that "Respondents have failed to prove by clear and convincing evidence that claims 1, [2-4], and 8 of the '506 patent²⁸ are rendered obvious by Papakipos [or Donham] in view of Gibson [and/or Zhu]." See FID at 83-85, 88-89.

(i) Papakipos

The FID states that "Papakipos establishes that shader 406 is not a single shader circuit capable of performing color shading and texture coordinate shading." See FID at 77. The FID reasons that "the Papakipos shader 408 [sic, 406] does not perform texture coordinate shading" and "[a]lthough Papakipos teaches that shader 408 [sic, 406] can perform a "shading calculation . . . using the texture information in order to generate additional output," this shading calculation is not texture coordinate shading. See id. (citing RX-376, Papakipos at 2:64-67, 5:4-12). The FID further states that "[t]his shading calculation is instead described to include calculations that 'diffuse output colors, fog output values, specular output colors, depth output values, texture color output values, a level of detail (LOD) value, and/or a Z-slope value." See id. (citing RX-376, Papakipos at 5:60-63). While the Commission finds that the FID correctly concludes that shader module 406 is not a single shader circuit and does not perform texture coordinate shading, as explained below, the Commission has determined to affirm the FID with modification to clarify that Papakipos does not disclose texture coordinate shading by any component including shader module 406 and/or texture fetch module 408. To the extent the FID suggests that

²⁸ Respondents argue that the FID does not make specific findings with respect to claim 5 of the '506 patent. See Respondents' Pet. at 68-69. Claim 5 depends (indirectly) from independent claim 1. Thus, because the Commission determines *infra* that claim 1 is not invalid over the prior art, the Commission also finds that claim 5 is not invalid for at least for the same reasons that claim 1 is not invalid.

Papakipos' texture look-up module **408** performs texture coordinate shading, *see* FID at 78, the Commission disagrees and vacates such findings.

The main disputes between the parties with respect to Papakipos are whether shader module 406 performs texture coordinate shading (color shading calculations are not disputed) and whether shader module 406 is a single shader circuit. The Commission finds no clear and convincing evidence that Papakipos discloses a single shader circuit or texture coordinate shading. Papakipos discloses that the rasterizer and setup unit may generate "colors, depth and texture coordinates," and that such information is received by shader module 406 which performs texture address calculations. See, e.g., RX-376, Papakipos at 2:4-6, 4:17-20, Figure 4. Papakipos also shows that shader module 406 may receive texture information from texture fetch module 408 and performs texture address calculations on such texture information to generate further output.²⁹ See id. at 2:63-67 ("First, a shading calculation is performed in order to generate output, i.e. colors or texture coordinates. Next, texture information is retrieved, and another shading calculation is performed using the texture information in order to generate additional output."). As explained below, the Commission finds that texture address calculations in the context of Papakipos refer to texture coordinate generation, not texture coordinate shading.


Respondents argue that "Shader Module **406** performs 'texture address operations' and 'bump mapping,' each of which is 'texture coordinate shading' under the Commission's [proposed] construction." *See* Respondents' Suppl. Br. at 16. However, Respondents fail to address the portion of the Commission's proposed construction which requires that any "texture

²⁹ "Output" is defined in Papakipos as "colors or texture coordinates." *See* RX-376, Papakipos at 2:64.


address operations, indirect texturing, and bump mapping [be] performed by the unified shader to modify texture coordinates." See supra section III(B)(1) (emphasis added). Respondents further argue that "Papakipos discloses that Shader Module 406 performs DX6 Bump Mapping and Reflective Bump Mapping" and that "Papakipos provides the specific equations that Shader Module 406 executes to modify texture coordinates during 'bump mapping' operations." See Respondents' Suppl. Br. at 17. But there is no evidence, much less clear and convincing evidence, that the bump mapping performed in Papakipos modifies texture coordinates. For example, Dr. Wolfe testified that s1p and t1p in Papakipos (see RX-376, Papakipos at 8:50) are not modified texture coordinates but lighting vectors. See Hearing Tr. at 1435:10-17 (Wolfe). Dr. Wolfe also persuasively testified that s1p and t1p are not used for texture lookup but rather "the original texture coordinates s1 and t1 unmodified are used for the second lookup in addition to the first lookup." See id. at 1435:10-23 (Wolfe); see also RX-376, Papakipos at 8:46-47. We also agree with Dr. Wolfe that this is consistent with multi-texturing rather than texture coordinate shading as disclosed in the '506 patent and construed herein. See Hearing Tr. at 1435:3-9, 1435:24-1436:8 (Wolfe). Nor does reflective bump mapping necessarily involve texture coordinate shading. Rather, the corresponding equations show that texture coordinates are "interpolated," i.e., generated by the rasterizer, not that they are modified. See id. at 1449:9-12 (Wolfe); id. at 1004:12-24 (Edwards). Thus, the Commission finds that the texture address calculations in Papakipos are consistent with texture coordinate generation, not texture coordinate shading (i.e., modification).

The Commission also finds no clear and convincing evidence that Papakipos discloses a single shader circuit. Respondents argue that in "Figure 4 of Papakipos, Shader Module **406** is connected to a Rasterizer **404**, Texture Unit **408**, and Combiner **410**, in an arrangement that

mirrors the '506 patent." See Respondents' Pet. at 27 (comparing RX-376, Papakipos at Figure 4 and JX-1, '506 patent at Figure 9, as reproduced below); accord Respondents' Suppl. Br. at 16 ("Shader Module 406 is depicted with a single input from the Rasterizer and a single output; the embodiment of the 'unified shader' depicted in Figure 9 of the '506 Patent is configured and operates in the same exact way as Shader Module 406.").



The Commission finds that the depiction of shader module **406** as a single box in a generic high-level drawing fails to establish by clear and convincing evidence that the circuit within the box is a single shader circuit or that it does not have separate dedicated hardware blocks that perform separate color shading and texture coordinate shading. For example, Figure 10 of the '506 patent and its corresponding disclosure in the specification establish conclusively that the shader in the '506 patent is a single shader circuit, not a circuit having separate dedicated hardware blocks that perform separate color shading and texture coordinate shading. *See* JX-1, '506 patent at 10:4-14, Figure 10 (reproduced below).



JX-1, '506 patent at Figure 10

No such figure or disclosure appears in Papakipos. See also Hearing Tr. at 1231:1-18 (Edwards) (providing no basis for his conclusion that "[s]hader module 406 is a single circuit").

Furthermore, like Figure 4 of Papakipos, Zhu also discloses a single box for shading engine 406 with a common input for receiving rasterized values from raster 405 and a common output for sending the resulting fragments to blending engine 407. See RX-359, Zhu at Figure 4, 5:45-57. Yet the patentee explained (and the Examiner agreed) that "Zhu does not teach a unified shader as claimed but instead appears to describe a conventional shading structure that employs separate pixel color processing and separate texture address shading." See JX-2, '506 Patent Prosecution File at JX-2.387; id. at JX-2.414 (stating in the Examiner's Reasons for Allowance that "none of the cited prior art [(including Zhu)] teaches or suggests a parallel

pipeline comprising a unified shader that is programmable to perform both color shading and texture shading, as claimed"); RX-359, Zhu at Figures 4, 17.

Thus, the Commission finds that Respondents fail to establish by clear and convincing evidence that Papakipos discloses the claimed unified shader. Accordingly, the Commission has determined that claim 1 and its dependent claims 2-5 and 8 are not invalid over Papakipos.

(ii) Donham

The FID finds that "[t]he Donham specification establishes that pixel shader 30 is not a single shader circuit capable of performing color shading and texture coordinate shadings." See FID at 88. The FID reasons that "Donham does not mention texture coordinate shading, or that pixel shader 30 modifies texture coordinates." See id. While the Commission finds that the FID correctly concludes that Donham does not disclose texture coordinate shading, as explained below, the Commission has determined to affirm the FID with modification to clarify that Donham does not disclose texture coordinate shading either explicitly or implicitly.

The Commission finds no clear and convincing evidence that Donham discloses a "unified shader" as construed *supra* section III(B)(1), *i.e.*, "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include a circuit having separate dedicated hardware blocks for performing separate color shading and texture coordinate shading, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates." While we agree with Respondents that the words "texture coordinate shading" need not explicitly appear in the disclosure of Donham, there is no clear and convincing evidence that Donham's pixel shader 30 performs operations that modify

texture coordinates, as required under the modified claim construction of the term "unified shader." See supra section III(B)(1).

Respondents argue that Donham's "Pixel Shader 30 receives packets generated by Rasterizer 20, and each packet contains both color values and texture coordinates." *See* Respondents' Suppl. Br. at 13 (citing Hearing Tr. at 1048:17-22, 1067:11-18 (Edwards); RX-142, Donham at Figures 1, 2, 5). In addition, Respondents continue, "[t]he packets are distributed to Microblenders 72/73 within Pixel Shader 30" and "each Microblender includes four Math Units (*i.e.*, 136A, 136B, 136, and 138) which "perform mathematical operations to modify both color values and texture coordinates." *Id.* (citing RX-142, Donham at Figures 2 and 5, 5:18-20, 11:14-20, 14:44-52, 15:33-37; Hearing Tr. at 1067:11-1068:15 (Edwards)). As further evidence that Donham discloses texture coordinate shading, Respondents argue that "the microblender of FIG. 5 can be implemented to be capable of executing the mathematical operations required for efficient bump mapping and multi-texturing." *See id.* at 15 (citing RX-142 at 16:67-17:3).

Respondents' arguments are not persuasive and do not establish by clear and convincing evidence that Donham's pixel shader 30 performs texture coordinate shading, *i.e.*, modifies texture coordinates. Respondents have pointed to no disclosure in Donham that shows that math units 136-138 modify texture coordinates. Instead, the disclosure of Donham is consistent with multi-texturing (and normal bump mapping) which does not modify texture coordinates but applies multiple texture coordinates to the same polygon to make a surface appear more realistic. *See* RX-142, Donham at 2:20-44:

Some graphics processors capable of applying multiple textures to the pixels of a primitive progress through a series of steps in which data describing the pixels of each primitive are generated, a first texture is mapped to the pixels of the primitive using the texture

coordinates of the vertices, texels to be combined with each pixel of the primitive (to vary the color of each such pixel in accordance with the first texture) are generated or retrieved, the texels describing the first texture and the color data for the pixels of the primitive are blended to generate textured pixel data. Then, an additional texture is mapped to the same primitive using the texture coordinates of the vertices, texels for the additional texture are generated or retrieved, and the texels describing the additional texture are blended with the previously generated textured pixel data to generate multiply textured pixel data.

See also id. at 3:53-62:

Each stage of a typical embodiment of the pixel shader is configured to respond to the instruction to which a packet's instruction pointer points by performing one of a number of predetermined operations on data in the packet (texture data, pixel data, and/or textured pixel data) and optionally also other data retrieved in response to the pointer, including texturing operations (in which texture data and pixel data are combined to produce textured pixel data) and other operations (such as format conversion on individual texels or color values).

See also id. at 6:24-31 ("When processing each packet, pixel shader 30 updates elements of the packet (e.g., replaces color values with partially processed color values, or with fully processed color values indicative of blends of original color values and texels) but preserves the basic packet structure. Thus, when pixel shader 30 has completed all required processing operations on a packet, it has generated a modified version of the packet (an 'updated' packet)."); id. at 12:4-10 ("Consider for example, the execution of a program that requires the averaging of multiple texels of a packet, followed by blending of the resulting averaged texel with a color value (e.g., color value C0/1 of the FIG. 3 packet) in the case that each of microblenders 72 and 73 is capable of performing only one multiplication (or addition) operation per clock cycle."); id. at 12:25-32 ("Additional ones of the averaging operations would then be executed in a third pass through microblender 72 to generate the required averaged texel, and the updated packet (with the averaged texel) would pass to microblender 73. Blending of the averaged texel with the

relevant color value (e.g., color value C0/1) would then be executed in a third pass through microblender 73 to generate the fully processed packet.").

In sum, Donham's pixel shader 30 appears to modify color and texels within the packet,³⁰ but does not modify texture coordinates. *See also* RX-142, Donham at 7:64-67 ("[V]alues T0, T1, T2, T3, T4, T5, T6, and T7 are texels to be combined with each other and/or with one or more of the color values C0/1, C2/3, C4/5, and C6/7 (or they are texture coordinates for use in retrieving such texels)."). In contrast, in the exemplified embodiments of the '506 patent, the packet includes color values and texture coordinates (not texels). *See* JX-1, '506 patent at 11:15-17 ("Each pixel contains one or more sets of texture coordinates (texture addresses), and one or more color values."). The '506 patent disclosure also describes executing shader instructions on texture coordinates and color values, and writing the results back to the SRAM. *See id.* at 10:4-14. Furthermore, unlike Donham, a different type of texturing and bump mapping³¹ is disclosed in the '133 patent (incorporated by reference in the '506 patent specification), one that modifies texture coordinates:

Indirect texturing performs texture operations on a pixel (or number of pixels in parallel) and then uses the texture value to alter the texture coordinates of the pixel if necessary. . . . Bump mapping uses first texture image with a first set of texture coordinates and second texture image with second set of texture coordinates. The first texture image represents displacement (or bumpiness) that when combined with the texture coordinates of the second texture

³⁰ Donham describes a "packet as "includ[ing] state information for at least one pixel," *i.e.*, "the color values of each pixel, . . . at least one condition code useful as an instruction predicate, a value to indicate whether or not the pixel should be added into the frame buffer at the end of processing, at least one texel to be combined with the color values of a pixel, intermediate results from instructions previously executed on the packet, coordinates of each pixel in 'display screen' space, and/or other data." See RX-142 at 4:1-11.

Respondents' expert, Dr. Edwards, admitted at the evidentiary hearing that "bump-mapping can be performed without performing texture coordinate shading." See Hearing Tr. at 1229:12-14 (Edwards); accord Complainants' Suppl. Br. at 13.

image displace the texture coordinates which are then sent back through the pipeline. . . . [T]exture coordinate shaders have been limited to only performing high precision bump mapping displacement algorithms.

See JX-3, '133 patent at 2:25-61.

Thus, the Commission finds that Respondents fail to establish by clear and convincing evidence that Donham discloses the claimed unified shader, *i.e.*, a single shader circuit capable of performing color shading and texture coordinate shading. Accordingly, the Commission has determined that claim 1 and its dependent claims 2-5 and 8 are not invalid over Donham.

(iii) Papakipos or Donham in view of Gibson and/or Zhu

Because the Commission has determined that Papakipos and Donham fail to disclose the claimed unified shader, *see supra* sections III(B)(4)(i)-(ii), the Commission finds that the combinations of Papakipos or Donham with Gibson and/or Zhu also fail to disclose the claimed unified shader.³² Thus, the Commission has determined to affirm the FID's findings and conclusions with respect to the validity of the asserted '506 patent claims over Papakipos or Donham in view of Gibson and/or Zhu.

C. The '133 Patent

1. Claim Construction

The Commission determined to review the FID's claim constructions for the terms "unified shader," "packet," and "ALU/memory pair." See 83 Fed. Reg. 28660-62 (June 20, 2018). The Commission proposed constructions for those claim terms as discussed supra section I(A). See id.

³² Respondents do not allege that Gibson or Zhu disclose the claimed unified shader.

(i) <u>Disputed term: "unified shader"</u>

The FID construes "unified shader" as "a single shader circuit capable of performing color shading and texture coordinate shading." See FID at 94 (citing Markman Order Tr.). Respondents challenge the construction of the term "unified shader" for the same reasons set forth with respect to the '506 patent. See Respondents' Pet. at 69-70; Respondents' Suppl. Br. at 26.

For the same reasons discussed *supra* section III(B)(1) in connection with the '506 patent, the Commission has determined to modify the FID's claim construction for the term "unified shader," as recited in the '133 patent claims, to mean "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include a circuit having separate dedicated hardware blocks that perform separate color shading and texture coordinate shading, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates."

While the disclaimer over Zhu in the context of the '506 patent (see supra section III(B)(1)) does not extend to the '133 patent, the patentee made similar statements during the prosecution of the '133 patent. Specifically, the patentee argued that:

[A]s claimed, a unified shading apparatus or method utilizes at least one ALU/memory pair that is operative to perform both texture operations and color operations. . . . Such combined operations are not described or taught in the Donham reference [(U.S. Patent No. 6,980,209)]. . . . Donham requires a separate ALU and memory (see for example, 60 and FIFO 65) to perform the claimed texture operations and a different ALU and FIFO (72, 73 and 74) to perform color operations. As such, the Donham reference utilizes a different ALU/FIFO to perform texture operations and a separate and different ALU/FIFO to perform color operations.

See JX-4, '133 Patent Prosecution History at JX-4.240-41; see also id. at JX-4.272. This is consistent with the specification of the '133 patent which provides:

The unified shader performs both color shading and texture coordinate shading. The unified shader takes a relatively high numerical precision like a texture coordinate shader, but uses the same precision for color shading. The conventional distinction between shading operations (i.e., color texture map and coordinate texture map or color shading operation and texture coordinate operation) is not handled by the use of separate shaders. In the present invention, such distinction is only the intent of the application and the application program interface (API). In this way, any operation, be it for color shading or texture shading, may loop back into the shader and be combined with any other operation.

See JX-3, '133 patent at 3:18-29; see also id. at Abstract ("The present invention is a unified shader unit used in texture processing in [a] graphics processing device. Unlike the conventional method of using one shader for texture coordinate shading and another for color shading, the present shader performs both operations."); accord IA's Suppl. Br. at 16-17; accord Complainants' Suppl. Br. at 16.

Thus, like the '506 patent, the unified shader claimed in the '133 patent may not include an embodiment wherein separate dedicated hardware blocks perform separate color shading and texture coordinate shading. Accordingly, the Commission has determined to modify the FID's construction of the term "unified shader" and to construe the term to mean "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include a circuit having separate dedicated hardware blocks that perform separate color shading and texture coordinate shading, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates."

(ii) Disputed term: "packet"

The FID construes "packet" in accordance with its "plain meaning, such as data bundle containing texture coordinate and color value information for a block of pixels." *See* FID at 94 (citing Markman Order Tr.). Complainants seek clarification of the FID's construction of the term "packet." Specifically, Complainants agree with the FID's construction of "packet" but dispute that the "data bundle' cannot be made up of individual values or generated in response to different tasks." *See* Complainants' Pet. at 3-4, 9-10. Complainants also argue that "the texture coordinates and color values of the pixels can be generated [by the rasterizer] in any order, including serially." *See id.* at 9.³³

While we agree with Complainants that the "rasterizer" may generate texture coordinates and color values of one or more pixels in any order, see id. at 8 ("[T]he '133 Patent discloses that the texture coordinates and color values of the block of pixels can be generated 'in any suitable format and order.") (citing JX-3, the '133 patent at 5:11-14), we disagree that the claimed "packet" may include only one of individual texture coordinate or color value information, rather than both. The claim language and the specification of the '133 patent make clear that the packet includes both texture coordinate and color value information. See, e.g., claim 1 ("[A] shading processing mechanism configured to produce a resultant value from said packet by performing one or more shading operations, wherein said shading operations comprise both texture operations and color operations"); JX-3, the '133 patent at 6:47-53 ("Rasterizer 400 generates packets of data containing information for block of 16 pixels quads. Each pixel

Complainants agree that "rasterizer" is properly construed as a "circuit that generates texture coordinates and color values for a block of pixels." See Complainants' Pet. at 5. But Complainants argue that the FID "improperly limit[s] the Asserted '133 Patent Claims based upon the '133 Patent specification's disclosure of embodiments where the rasterizer generates the color values and texture coordinates simultaneously." See id. at 8.

values. The time needed to transfer this packet is dependent on the number of texture coordinates and colors.")³⁴; *id.* at 1:27-29 ("Each pixel has multiple attributes associated with it including a color and a texture."); *id.* at 5:11-23:

The rasterizer 200 generates a texture address (tc) and rasterization color (rc) in any suitable format and order at rate of one pixel quad (a quad is 2x2 tile of pixels) every clock. The rasterization color is delayed by one clock at delay 202 to provide correct interleaving for the rest of the design. Buses 204 and 206 then pass the packet through 4-way crossbar 210 programmed to rotate one slot each clock over 4-clock cycle. The result is that output 0 (212) of the crossbar 210 contains exclusively Quad 0 data, output 1 (214) contains Quad 1 data, output 2 (216) contains Quad 2 data, and output 3 (218) contains Quad 3 data.

This is also consistent with the prosecution history of the '133 patent. During prosecution, the patentee argued that:

... Morgan [U.S. Patent No. 6,384,824] fails to teach an element of the claimed invention, namely that both texture operations and color operations are performed on the received packet. By contrast Morgan does not perform both texture and color operations on the received packet. Instead Moran [sic] requires two passes of data through its system. In one pass color operations are performed, in a second pass, texture operations are performed by the shader. The packet acted on by these two passes is not the same packet that first enters the shader. Rather the packet is already modified after a first pass through the graphics subsystem.

See JX-4, '133 Patent Prosecution History at JX-4.89 (emphasis added). The patentee disclaimed an embodiment in which texture and color operations are performed serially on different packets. See Edwards Lifesciences, 582 F.3d at 1333; Rheox, 276 F.3d at 1326. By

³⁴ Complainants argue this is evidence that "color values and texture coordinates [of the packet] are provided to the unified shader serially." See Complainants' Suppl. Br. at 20-21. We disagree. To the contrary, the statement in the '133 patent that "[t]he time needed to transfer this packet is dependent on the number of texture coordinates and colors" is further evidence that the "packet" includes both texture coordinate and color value information.

requiring both texture and color operations to be performed on the "same packet," the patentee disclaimed an embodiment where the unified shader processes a packet with either color or texture address (*i.e.*, texture coordinate) information. *Accord* IA's Suppl. Br. at 20-21. And during the *Markman*³⁵ proceedings, Complainants admitted that the claimed "packet" includes both texture coordinate and color value information. *See* Complainants' Claim Construction Br. at 70 (EDIS Doc. No. 617784) ("[T]he specification is not silent regarding the fact that the packets described in the '133 patent contain texture coordinate and color value information for pixels."); *id.* at 69 ("What is consistent in the specification, however, is that the packet of the '133 patent is [a] well known data bundle, which in this case affects a transfer of information containing color values and texture coordinates from the rasterizer to the unified shader.").

Thus, we disagree with Complainants that "packet" should be construed broadly in accordance with its plain meaning which, according to Complainants, "impose[s] no constraints on whether the color values and texture coordinates within a data bundle must be generated in response to a single instruction, or can rather be generated in response to multiple tasks." *See* Complainants' Pet. at 10 (citing Microsoft Press Computer Dictionary 3rd Ed. (defining "packet" as "[a] unit of information transmitted as a whole from one device to another on a network.")). The Commission finds that the dictionary definition of "packet" is inappropriate because it is inconsistent with the claim language, the specification, and the prosecution history of the '133 patent. *See Vitronics Corp. v. Conceptronic, Inc.*, 90 F.3d 1576, 1584 (Fed. Cir. 1996) ("[E]xtrinsic evidence . . . may be used only to help the court come to the proper understanding of the claims; it may not be used to vary or contradict the claim language. Nor may it contradict

³⁵ Markman v. Westview Instruments, Inc., 52 F.3d 967 (Fed. Cir. 1995) (en banc), aff'd, 517 U.S. 370 (1996).

the import of other parts of the specification.") (citations omitted). To the extent the FID suggests that the term "packet" is construed broadly in accordance with the plain and ordinary meaning and without constraints on whether the "packet" includes individual color values or texture coordinates, the Commission disagrees as explained herein, and vacates such findings.

The parties also dispute whether the packet contains texture coordinate and color value information for a single pixel or whether the packet must include such information for a block of pixels, *i.e.*, a plurality of pixels. The '133 patent specification shows that the packets in the exemplified embodiments include texture coordinate and color value information for one quad (*i.e.*, 4 pixels) (see JX-3, '133 patent at 5:10-23, Figure 2) or a plurality of quads (e.g., 16 pixels) (see JX-3, '133 patent at 6:48-53, Figure 4). However, it is not clear from the intrinsic evidence that the patentee intended to limit the packet to a block of pixels rather than a single pixel. See SuperGuide Corp. v. DirecTV Enterprises, Inc., 358 F.3d 870, 875 (Fed. Cir. 2004) ("Though understanding the claim language may be aided by the explanations contained in the written description, it is important not to import into a claim, limitations that are not a part of the claim.").

³⁶ For example, Respondents argue that "the '133 Patent teaches that '[r]asterizer **400** generates *packets* of data containing information *for a block of 16 pixels* (4 quads)." *See* Respondents' Suppl. Br. at 29 (emphasis in original). This shows that "packets" (plural) corresponds to a block of 16 pixels or 4 quads in the exemplified embodiment, not that the patentee intended to limit the claimed packet (singular) to a plurality of pixels or quads.

Thus, the Commission construes "packet" to mean "a data bundle containing texture coordinate and color value information for one or more pixels."³⁷

(iii) <u>Disputed term: "ALU/memory pair"</u>

The FID construed the term "ALU/memory pair" to exclude the "control logic" element of claim 6. See FID at 104. The FID reasons that "the '133 patent claims as separate and distinct elements an 'ALU' (claim 1) and 'control logic' (claim 6, dependent on claim 1)." See id. (citations omitted) (emphasis in original). "Reading the control logic limitation recited in claim 6 into the ALU/memory pair limitation recited in claim 1," the FID continues, "would render the control logic limitation superfluous." See id. (citing Dig.-Vending Servs. Int'l, LLC v. Univ. of Phoenix, Inc., 672 F.3d 1270, 1275 (Fed. Cir. 2012); Bicon, Inc. v. Straumann Co., 441 F.3d 945, 950 (Fed. Cir. 2006)). The FID further finds that "the ALU/memory pairs described in the specification explicitly state that the ALUs do not contain control capability." See id. (citing JX-3, '133 patent at 9:26-36 ("No flow control is needed for this ALU"), Figure 7). Still further, the FID states that "the '133 patent expressly describes and depicts the 'control' as separate from its 'ALU' and 'SRAM." See id. (citing JX-3, '133 patent at Figure 2); accord IA's Pet. Resp. at 6-8; see also Respondents' Pet. Resp. at 16-17.

Complainants argue that "the ID erroneously concluded that the claimed ALU/memory pair cannot include any control circuitry." See Complainants' Pet. at 11. Complainants reason

While the June 14, 2018 Notice also proposed a construction of "packet" to require that "said information is received simultaneously by the unified shader," see 83 Fed. Reg. 28660-62 (June 20, 2018), upon further analysis of the record, the Commission agrees with the IA that the intrinsic evidence does not clearly and unmistakably support such a disclaimer. Accord IA's Suppl. Br. at 20-21. However, the Commission also agrees with the IA that "the plain language of claim 1 already requires that both texture and color operations be performed on the same packet, which is how the patentee distinguished the unified shader disclosed in the '133 Patent over Morgan." See id.

that "Claim 6 imposes no positional constraints on the control circuitry, except that it must be located somewhere inside the unified shader of claim 1." See id. at 12.

We agree with Complainants that the FID improperly narrows the scope of the term "ALU/memory pair" to exclude control circuitry. *Accord* Complainants' Suppl. Br. at 23-28; Respondents' Suppl. Br. at 33 ("Respondents agree that the scope of the term 'ALU/memory pair' does not necessarily exclude control logic or circuitry."). The specification does not include clear and unambiguous language to justify importing limitations from the specification into the claim. *See SuperGuide*, 358 F.3d at 875. For instance, the specification states that "[n]o flow control is *needed* for this ALU," but that language is not compulsory, and in any event, it is prefaced with a statement that makes clear that such language applies to an exemplary embodiment and does not necessarily narrow the invention as a whole:

An example of one embodiment of an ALU is shown in FIG. 7. Data is passed to the ALU 700 over an input bus (src) 705 and constant bus (constant) 710. Data is passed out of the ALU over a single output bus (dst) 715. Three additional buses, phase 720, inst 725 and fastpath 730 control the operation of the ALU. No flow control is needed for this ALU, and there is no mechanism for stalling the data.

See JX-3, '133 patent at 9:28-33 (emphasis added); see also id. at 5:10-11 ("FIG. 2 is a block diagram of a Unified Shader according to an embodiment of the present invention.") (emphasis added). Nor does the language of claim 6 impose constraints on the location of the "control logic" other than within the "unified shader." See id. at 12:9-10 (claim 6 preamble) ("The unified shader of claim 5 further comprises control logic to process said partitioned code, wherein said control comprises"). And even if dependent claim 6 included such constraint, it does not mean that the limitation extends to claim 1. See Liebel-Flarsheim Co. v. Medrad, Inc., 358 F.3d 898, 910 (Fed. Cir. 2004) ("[T]he presence of a dependent claim that adds a

particular limitation raises a presumption that the limitation in question is not found in the independent claim.").

Complainants also persuasively explain that "the control logic can serve as the glue that binds the ALU and the memory together to form a 'pair.'" See id. at 16 (citing Hearing Tr. at 289:12-15 (Reinman)). Consistent with Complainants' argument, the preferred embodiment disclosed in the specification shows a control logic block supporting the operations of the ALU/SRAM pair. See id. at Figure 2, 5:54-56 ("A control logic block 244 generates the SRAM read and write addresses and issues the ALU instructions for the first SRAM and ALU 220."); compare id. at 11:60-62 (claim 1) (requiring that "the . . . ALU is operative to read from and write to the memory to perform both texture and color operations"). Respondents' and the IA's interpretation, which entirely divorces any logic or the control logic block from the ALU/memory pair of claim 1, would impermissibly exclude the preferred embodiment from the scope of claim 1. See Accent Packaging, 707 F.3d at 1326 ("We have held that 'a claim interpretation that excludes a preferred embodiment from the scope of the claim is rarely, if ever, correct.") (citation omitted).

Thus, the Commission modifies the FID's interpretation of the term "ALU/memory pair" to clarify that it does not exclude control logic.

2. Infringement

As discussed *supra* section I(D), AMD asserted that the Singlepipe and Multipipe Utgard GPUs infringe claims 1 and 3 of the '133 patent. In light of the Commission's determination to review the claim constructions of the terms "unified shader," "packet," and "ALU/memory pair" discussed *supra* section III(C)(1), the Commission also determined to review the FID's relevant

infringement findings, particularly with respect to claim elements [1pre], [1a], and [1c]-[1e] of the '133 patent which recite those terms. *See* 83 *Fed. Reg.* 28660-62 (June 20, 2018).

(i) Claim 1

Claim 1 of the '133 patent recites:

[1pre] A unified shader comprising:

- [1a] an input interface for receiving a packet from a rasterizer;
- [1b] a shading processing mechanism configured to produce a resultant value from said packet by performing one or more shading operations,
- [1c] wherein said shading operations comprise both texture operations and color operations and comprising at least one ALU/memory pair operative to perform both texture operations and color operations
- [1d] wherein texture operations comprise at least one of: issuing a texture request to a texture unit and writing received texture values to the memory and
- [1e] wherein the at least one ALU is operative to read from and write to the memory to perform both texture and color operations; and
- [1f] an output interface configured to send said resultant value to a frame buffer.
 - (a) Claim Element [1pre]: "A unified shader comprising"

For the same reasons stated in connection with the "unified shader" claim limitation of the '506 patent, see supra section III(B)(2)(i), the FID finds, and the Commission agrees, that "Complainants have proven by a preponderance of evidence that the . . . accused Products include a unified shader in the form of an Utgard Unified Shader and meet the preamble of claim 1 of the 133 patent." See FID at 94-95 (citations omitted); supra section III(B)(2)(i).

The Commission's modified construction for the term "unified shader" does not impact the FID's infringement analysis. *Accord* IA's Suppl. Br. at 17-18; Complainants' Suppl. Br. at 18. In particular, the unified shader of the accused GPUs does not have separate dedicated hardware blocks that perform separate color shading and texture coordinate shading. *See*, *e.g.*, *supra* section III(B)(2)(i); FID at 53, 59, 94-95 ([

-]). Accordingly, the Commission has determined to affirm the FID's infringement findings with respect to claim element [1pre].
 - (b) Claim Element [1a]: "an input interface for receiving a packet from a rasterizer"

The FID finds that "[t]he evidence . . . fails to establish that the Utgard Unified Shader contains an input interface for receiving a packet from a rasterizer." See FID at 95. The FID states that "[

]." See id. at 96 (citations omitted). The FID also finds that "[t]he Utgard Unified Shader [

]. See id. (citing Hearing Tr. at 284:1-20 (Reinman); CDX-6C; CX-1435C.37).

However, the FID also finds that Complainants failed to demonstrate that the accused

[]: (1) operates on a block of pixels; and (2) sends a packet, i.e., "data bundle containing . . . information for a block of pixels." See id. at 97 (citations omitted). The FID agrees with Respondents that "[

1." See id. at 97-98 (citing Hearing Tr. at 771:9-20 (Lastra)

("[

].")). The FID reasons that during claim construction, "[n]one of the Parties argued that a 'packet' should be construed to encompass a single value for a single pixel, [

]." See id. at 99 (citing Complainants' Claim Construction Br. at 70 (EDIS Doc. No. 617784)).

As noted *supra* section III(C)(1)(ii), Complainants challenged the claim constructions of "packet" and "rasterizer" on the basis that: (1) the texture coordinate and color values for each pixel may be generated serially; and (2) the texture coordinate or color values for a block of pixels may be generated serially, *i.e.*, pixel by pixel. Complainants did not otherwise challenge the FID's findings with respect to the operation of the [], *i.e.*, the alleged rasterizer. *See* Complainants' Pet. at 4 ("The administrative record readily demonstrates that the ID's factual determination concerning the presence and operation of a [] in the Accused Products was correct."). In particular, Complainants acknowledge and do not dispute Respondents' argument that "[

]." See id. at 5 (citing Hearing Tr. at 771:11-19 (Lastra) ("[

].")) (emphasis in original). Complainants, however, argue that "Dr. Lastra's opinion and testimony . . . provided no suggestion that the

]." See id.

As discussed *supra* section III(C)(1)(ii), we agree that the rasterizer may generate the texture coordinate and color values for one or more pixels in any order. However, we disagree

with Complainants that the packet may include either texture coordinate or color values (not both). See supra section III(C)(1)(ii). And Complainants do not dispute the operation of the or Dr. Lastra's testimony that "[

Thus, the Commission has determined to affirm with modification the FID's findings and conclusion that Complainants fail to establish by a preponderance of the evidence that the accused unified shader includes an input interface for receiving a packet from a rasterizer. In particular, the Commission affirms the FID's findings of non-infringement to the extent they are based on a construction of "packet" requiring said packet to include "texture coordinate and color value information" but the Commission vacates any such findings to the extent they are based on a construction of "packet" requiring "a block of pixels," *i.e.*, a plurality of pixels.

(c) Claim Elements [1c], [1d], and [1e]: "wherein said shading operations comprise both texture operations and color operations and comprising at least one ALU/memory pair operative to perform both texture operations and color operations wherein texture operations comprise at least one of: issuing a texture request to a texture unit and writing received texture values to the memory and wherein the at least one ALU is operative to read from and write to the memory to perform both texture and color operations"

As discussed *supra* section III(C)(1)(iii), the Commission has determined to modify the FID's interpretation of the term "ALU/memory pair" to clarify that it does not exclude control logic or resource. Because the FID's non-infringement findings with respect to claim elements [1c], [1d], and [1e] are premised on the FID's construction that the "ALU/memory pair" excludes the control resource, the Commission has determined to vacate those findings.

In particular, the FID finds that "[e]vidence presented in this Investigation fails to demonstrate that the Utgard Unified Shader comprises at least one ALU/memory pair operative to perform both color operations and the recited texture operations." See FID at 100 (citing Hearing Tr. at 288:9-294:19 (Reinman)). The FID also finds that "Complainants have failed to prove by a preponderance of evidence that the accused ALU/memory pair issues a texture request to a texture unit or writes received texture values to the memory." See FID at 111. The FID notes Complainants' two main arguments that:

```
]. See id. at 101 (citing Hearing Tr. at 293:7-21, 298:1-300:14 (Reinman); CDX-6C); see also id. at 106-7. The FID rejects Complainants' first argument that [ ] of the ALU/memory pair
```

].

See id. at 105 (citing Hearing Tr. at 298:1-4, 299:4-14, 618: 11-23, 659:16-661:9, 810:6-811:17 (Reinman); CDX-6C) (emphasis in original). The FID reasons that "the control resource was found not to be a part of the ALU/memory pair." See id.

With respect to Complainants' second argument, the FID reasons that "in the [

]. See FID at 107. Complainants did not address the FID's findings with respect to their second argument and as such that argument is now deemed waived.³⁸

The Commission finds that the accused ALU/memory pair includes [

]. See FID at 105-6 (citing Hearing Tr. at 298:1-4, 299:4-14, 618: 11-23, 659:16-661:9, 810:6-811:17 (Reinman); CDX-6C); accord Complainants' Suppl. Br. at 30 (citing Hearing Tr. at 297:1-298:4 (Reinman)); see also Respondents' Suppl. Br. at 33 ("Respondents agree that the scope of the term 'ALU/memory pair' does not necessarily exclude control logic or circuitry."). Respondents argue that "[t]he FID acknowledges that in the Accused Products, '[

]." See Respondents' Suppl. Br. at 34 (citing FID at 59) (emphasis in original).

³⁸ In a single sentence, Complainants argue that the Commission should review the FID because "[its] non-infringement determinations with respect to the 'ALU/memory pair' and 'issuing a texture request to a texture unit' limitations turned on excluding control circuitry from the claimed scope of an 'ALU/memory pair.'" *See* Complainants' Pet. at 16. While this statement is true with respect to Complainants' first argument, it does not address the FID's findings with respect to Complainants' second argument (*i.e.*, the bypass theory).

However, Respondents omit a key portion of the FID's finding which, in full, states as follows:

"That the []... does not

mean that the Utgard Unified Shader [].

Evidence presented in this Investigation reflects the contrary." See FID at 59 (citing CX-1435C.38; CX-1435C.224).

Thus, the Commission has determined that Complainants established by a preponderance of the evidence that the accused products satisfy claim elements [1c], [1d], and [1e].

Nevertheless, as discussed *supra* section HI(C)(2)(i)(b), the Commission affirms the FID's ultimate conclusion that the Singlepipe and Multipipe Utgard GPUs do not infringe claim 1 of the '133 patent based on their failure to satisfy claim element [1a], *i.e.*, "an input interface for receiving a packet from a rasterizer."

(ii) Claim 3

The FID finds that "[s]ince claim 3 depends from claim 1, claim 3 is not infringed" for the same reasons as stated in connection with claim 1. See FID at 112. Similarly, because the Commission finds that claim 1 is not infringed, the Commission also finds that claim 3 is not infringed for the same reasons that claim 1 is not infringed.

3. Domestic Industry - Technical Prong

In light of the Commission's determination to review the claim constructions of the terms "unified shader," "packet," and "ALU/memory pair" discussed *supra* section III(C)(1), the Commission also determined to review the FID's relevant domestic industry findings, particularly with respect to claim elements [1pre], [1a], and [1c]-[1e] of the '133 patent which recite those terms. *See* 83 *Fed. Reg.* 28660-62 (June 20, 2018).

The FID finds that "[t]he unrebutted evidence . . . shows that Complainants' . . . Single Shader and Multi Shader Products practice claims of the '133 patent . . . , and that Complainants have met the technical prong of the domestic industry requirement." *See* FID at 133 (citing Hearing Tr. at 363:2-378:4 (Reinman); JX-9C, Stipulation on Domestic Industry). No party challenged the FID's findings with respect to the technical prong of the domestic industry requirement.

(i) unified shader

The Commission's modified construction for the term "unified shader" does not impact the FID's conclusion with respect to the technical prong of the domestic industry requirement. In particular, the unified shader of the Domestic Industry Products does not have separate dedicated hardware blocks that perform separate color shading and texture coordinate shading. See Complainants' Initial Post-Hearing Br. at 69-70, 91 (EDIS Doc. No. 632432) ("The AMD Unified Shader is capable of performing color shading and texture coordinate shading. In particular, each Domestic Industry Product [

].") (citing Hearing Tr. at 355:5-

356:17, 363:16-364:5 (Reinman); CDX-4C).

(ii) packet

The Commission's modified construction for the term "packet" also does not impact the FID's conclusion with respect to the technical prong of the domestic industry requirement.

Specifically, the packet in the Domestic Industry Products includes both "rasterized texture coordinates and color values" for one or more pixels, as required under the Commission's

construction, see supra section III(C)(1)(ii). See Hearing Tr. at 366:25-367:1 (Reinman); see also Complainants' Initial Post-Hearing Br. at 92 (EDIS Doc. No. 632432) ("[

].") (citing Hearing Tr. at 366:6-22 (Reinman); CDX-4C).

(iii) ALU/memory pair

The Commission's modified construction for the term "ALU/memory pair" is broader than the FID's construction and as such it does not impact the FID's conclusion that the Domestic Industry products satisfy the technical prong of the domestic industry requirement. In particular, under the Commission's interpretation, the ALU/memory pair may include a control resource. See supra section III(C)(1)(iii). Consistent with the Commission's interpretation, Complainants argued that "[T]he ALU/memory pair [of the Domestic Industry products]

]." See Complainants' Initial Post-

Hearing Br. at 93 (EDIS Doc. No. 632432) (citing Hearing Tr. at 369:1-370:2 (Reinman); CDX-4C).

Thus, the Commission has determined to affirm the FID's conclusion that the technical prong of the domestic industry requirement is satisfied with respect to the '133 patent.

4. Validity

In light of the Commission's determination to review the claim constructions of the terms "unified shader," "packet," and "ALU/memory pair," discussed *supra* section III(C)(1), the

Commission determined to review the FID's relevant validity findings. See 83 Fed. Reg. 28660-62 (June 20, 2018).

(i) Rich

Respondents assert that claim 1 of the '133 patent is invalid as anticipated by Rich U.S. Patent No. 6,108,460 (RX-486). The FID finds that "Respondents failed to demonstrate that Rich clearly and convincingly discloses [certain] claim limitations," including: "(i) the claimed 'unified shader'; (ii) 'an input interface for receiving a packet from a rasterizer'; (iii) 'texture operations compris[ing] at least one of: issuing a texture request to a texture unit and writing received texture values to the memory'; and (iv) 'at least one ALU is operative to read from and write to the memory to perform both texture and color operations." *See* FID at 114.

(a) "unified shader"

As explained below, the Commission finds that Respondents fail to demonstrate by clear and convincing evidence that Rich discloses the claimed "unified shader."

Respondents argue that, when configured as a 'rasterizer,' 'Texture u, v values are . . . generated by the Processing Elements 32" and that "the 'contributions' generated through the rasterization process of one Panel 35 can be scattered to a separate Panel 35, which performs shading operations." *See* Respondents' Pet. at 74 (citing RX-486, Rich at10:54-65; Hearing Tr. at 1096:14-1110:16 (Edwards)); *accord* Respondents' Suppl. Br. at 28. The passages from Rich cited by Respondents (quoted below) do not support their theory that texture coordinates are generated through the rasterization process of one Panel 35 and scattered to a separate Panel 35, which performs shading operations on those texture coordinates:

As used herein, the term contributions refers to information associated with a pixel which allows for the determination of a contribution value. A final pixel value is then created by a combination of contribution values associated with a given pixel.

The remaining primitive contributions are then optionally scattered through the processing element array 30 so that each processing element 32 only handles one contribution as seen in block 61. When each processing element 32 of the processing element array 30 has been assigned a contribution, then the shading/texturing function is performed as reflected in block 63.

FIG. 5 illustrates the shading/texturing and composition functions of the image generation system. Once each processing element 32 has been assigned a contribution as seen in block 63 then, for each assigned contribution each processing element 32 optionally calculates one or all of lighting, fog and smooth shading values as seen in block 70. Texture u, v values are then generated by the processing elements 32 and perspective corrected if required as shown in block 71. These u, v values are also converted to MAP addresses as reflected in block 71. Texture texels are then looked up by reading the texture maps from memory through the video memory interface 44 or PCI Interface 42 and distributing the texture maps to the appropriate processing elements 32 through the central control unit 38. These texture maps are combined with lighting, fog and shading contributions to provide final contribution values as seen in block 72.

See RX-486, Rich at 10:54-11:14; accord FID at 115; IA's Pet. Resp. at 44; Complainants' Pet. Resp. at 89.

While there is evidence in Rich that texture coordinates are generated by a processing element 32, there is no clear and convincing evidence that shading operations are performed on such texture coordinates. In addition, "perspective correct[ing]" the texture coordinates (*see* Rich, RX-486 at 10:66-11:16) is consistent with texture coordinate generation (*e.g.*, rasterization) not texture coordinate shading, which modifies the texture coordinates after generation to achieve certain effects, *e.g.*, reflections in irregular objects, such as reflections in a pond in which the water is moving and the reflected texture changes over time. *See* FID at 23 (citing Hearing Tr. at 1377:15-1378:7 (Wolfe)); *see also id.* at 116-17 ("[P]erspective correction is one of the operations that a rasterizer would do when generating texture coordinates in the first instance, before texture coordinate shading can take place.") (citing Hearing Tr. at 1381:4-9,

1383:8-1384:2 (Wolfe); *id.* at 1222:14-17, 1224:9-1225:20 (Edwards)); JX-1, '506 patent at 6:38-40 ("Rasterizer **560** computes up to multiple sets of 2D or 3D perspective correct texture addresses and colors for each quad"); Hearing Tr. at 1391:1-17 (Wolfe); *id.* at 1222:14-17 (Edwards).

Thus, we agree with the FID that Rich does not disclose the claimed "unified shader" and therefore, the Commission has determined to affirm the FID's finding that claim 1 is not invalid as anticipated by Rich.

(b) "input interface for receiving a packet from a rasterizer"

The Commission's modified construction for the term "packet" does not impact the FID's findings with respect to whether Rich discloses the claimed "packet," *i.e.*, "a data bundle containing texture coordinate and color value information for one or more pixels." *See supra* section III(C)(1)(ii); *see also* IA's Suppl. BR. at 21.

The FID finds that the "contribution' [disclosed in Rich] does not meet the [FID's] construction of 'packet.'" See FID at 119 (citing Hearing Tr. at 1398: 1-19 (Wolfe)). In particular, the FID rejects Respondents' argument that the "contribution" disclosed in Rich includes texture coordinates. See id.; accord IA's Pet. Resp. at 44; Complainants' Pet. Resp. at 90. The FID reasons that "the primitive contributions identified by Dr. Edwards cannot include texture coordinate information, as Respondents argued, because the texture coordinates are not generated until after the primitives are distributed." See FID at 119 (citing Hearing Tr. at 1398:14-16 (Wolfe)). Respondents do not dispute that the Commission's modified construction of "packet" does not affect the FID's findings that Rich fails to disclose the claimed "packet." See Respondents' Suppl. Br. at 33. But Respondents repeat that "Panel 35 configured as a rasterizer passes color value and texture coordinate information (referred to in Rich as

Contributions) to the input interface of a Panel 35 configured as a 'unified shader' via Global Bus 228." See id. at 32-33 (citing Hearing Tr. at 1115:9-1116:8 (Edwards); RX-486 at 33:19-22, Figures 21, 2, and 6).

The Commission finds that Respondents fail to establish by clear and convincing evidence that the "contributions" of Rich include texture coordinates, for the same reasons as stated in the FID. Thus, the Commission has determined to affirm the FID's findings that Rich does not disclose the claimed "packet" and the FID's conclusion that claim 1 is not invalid as anticipated by Rich.

(c) "texture operations compris[ing] at least one of: issuing a texture request to a texture unit and writing received texture values to the memory" and "at least one ALU is operative to read from and write to the memory to perform both texture and color operations"

As discussed supra section III(C)(1)(iii), the Commission has determined to modify the FID's interpretation of the term "ALU/memory pair" to clarify that it does not exclude control logic or a control resource. Because the FID's validity findings with respect to claim elements [1d] and [1e] were partly reached in the context of the FID's interpretation that the "ALU/memory pair" excludes a control resource, the Commission has determined to vacate those findings.

However, the Commission agrees with and thereby affirms the FID's finding that "[Respondents] did not identify a texture module, much less one that receives the necessary texture request from processing elements 32." See FID at 120-21; accord Complainants' Suppl. Resp. at 18. Such finding is also not affected by the Commission's modified interpretation of the term "ALU/memory pair" which may include control logic or a control resource. Thus, the Commission finds that Respondents fail to establish by clear and convincing evidence that Rich discloses claim element [1d].

(ii) Poulton

Respondents assert that claims 1 and 3 of the '133 patent are invalid as anticipated by Poulton U.S. Patent No. 5,481,669 (RX-146). The FID finds that "Respondents have failed to prove by clear and convincing evidence that Poulton anticipates [claims 1 and 3] of the '133 patent." See FID at 129-31.

(a) Claim 1

The FID finds that "Respondents have failed to prove by clear and convincing evidence that Poulton anticipates claim 1 of the '133 patent." See FID at 129-30. The FID reasons that "Respondents failed [to] demonstrate that Poulton clearly and convincingly discloses [certain] claim limitations," including: "(i) the claimed 'unified shader'; and (ii) an 'ALU that performs color and texture operations by reading and writing from its memory." See FID at 123.

(1) "unified shader"

As explained below, the Commission finds that Respondents failed to demonstrate by clear and convincing evidence that Poulton discloses the claimed "unified shader."

The FID finds that "Poulton does not disclose a 'unified shader' that is capable of performing texture coordinate shading." See FID at 126. The FID credited Dr. Wolfe's testimony that "[Poulton] discloses ordinary texture coordinate generation in a rasterizer, and it discloses ordinary texture lookups, texture blending, but never texture coordinate shading." See id. (citing Hearing Tr. at 1406:24-1407:10 (Wolfe); RX-146, Poulton at Abstract, 4:30-34, 5:32-35, 7: 12-14). We agree.

While Respondents are correct that the words "texture coordinate shading" need not explicitly appear in the disclosure of Poulton, Respondents fail to demonstrate by clear and convincing evidence that Poulton's shader performs texture operations that modify texture

coordinates. For example, Respondents point to Dr. Edwards' testimony stating that Poulton's shader receives texture coordinates and can perform operations based on such texture coordinates. *See* Respondents' Pet. at 71 (citing Hearing Tr. at 1236:7-1239:6 (Edwards)); *see also* Respondents' Suppl. Br. at 27 ("Poulton describes these same ALU/memory pairs as performing 'texture address operations,' which is a type of 'texture coordinate shading' under the Commission's construction.") (citing Hearing Tr. at 1089:24-1091:4, 1126:6-22, 1122:16-25 (Edwards); RX-146, Poulton at 4:19-24, Figure 5). The Commission finds that Respondents' arguments and Dr. Edwards' testimony are conclusory with respect to the "texture coordinate shading" requirement. In particular, Respondents fail to properly address the portion of the Commission's construction which requires that any "texture address operations, indirect texturing, and bump mapping [be] performed by the unified shader *to modify texture coordinates*." *See supra* section III(C)(1)(i) (emphasis added). Indeed, there is no evidence, much less clear and convincing evidence, that the texture operations in Poulton modify texture coordinates as required under the construction of "unified shader."

We also agree with the FID that Poulton does not disclose a single shader circuit, particularly in view of our modified construction to exclude "separate dedicated hardware blocks that perform separate color and texture interpolation operations." See supra section III(C)(1)(i); FID at 126-127. Respondents acknowledge that "Dr. Edwards relied on the embodiment of Shader 15 which has been augmented with additional circuitry such that, beyond basic color shading, the Shader 15 can 'compute image-based textures [i.e., 'texture shading'] in addition to procedural textures [i.e., 'texture coordinate shading']." See Respondents' Pet. at 75 (alteration

in original).³⁹ The requirement for additional circuitry underscores that Poulton's shader does not and would not perform color and texture coordinate shading on a single shader circuit. *See* FID at 127; *accord* IA's Pet. Resp. at 45-46; Complainants' Pet. Resp. at 87; Complainants' Suppl. Resp. at 15-16.

Thus, we agree with the FID that Poulton does not disclose the claimed "unified shader" and therefore, the Commission has determined to affirm the FID's finding that claim 1 is not invalid as anticipated by Poulton.

(2) "texture operations compris[ing] at least one of:
issuing a texture request to a texture unit and
writing received texture values to the memory" and
"at least one ALU is operative to read from and
write to the memory to perform both texture and
color operations"

The FID finds that "none of the passages [of Poulton cited by Respondents] mention or discuss texture requests." See FID at 129. The FID also states that "[t]he cited passage does not mention or discuss writing received values or ALU 210/Memory 220/161/153 pairs." See id. (citing RX-146, Poulton at 14:32-36). Respondents argue that "modifying the scope of the term 'ALU/memory pair' to clarify that it does not exclude control logic or circuitry has the effect of broadening the scope of the term." See Respondents' Suppl. Br. at 35 (emphasis in original). However, Respondents fail to address the FID's specific findings with respect to these claim limitations both in their petition and in their post-notice submissions. Nor do Respondents adequately explain how the Commission's proposed modified construction for "ALU/memory pair" affects the FID's analysis with respect to validity over Poulton.

³⁹ Respondents provide little support for their argument that "any 'procedural textures' that are additionally computed by Shader **15** of Poulton are a textbook example of 'texture coordinate shading.'" *See* Respondents' Pet. at 74-75.

Thus, the Commission has determined to affirm the FID's findings that Poulton fails to disclose these claim limitations and the FID's conclusion that Respondents fail to prove by clear and convincing evidence that Poulton anticipates claim 1 of the '133 patent.

(b) Claim 3

The FID finds that "[s]ince claim 3 depends from claim 1, Poulton also does not anticipate claim 3," for the same reasons as stated in connection with claim 1. See FID at 130. Because the Commission has determined, supra section III(C)(4)(ii)(a), that claim 1 is not invalid over Poulton, the Commission finds that claim 3 is also not invalid over Poulton for the same reasons that claim 1 is not invalid.

(iii) Rich in view of Poulton

Respondents assert that claim 3 of the '133 patent is invalid as obvious over Rich (RX-486) in view of Poulton (RX-146). Because the Commission has determined that neither Rich nor Poulton disclose the claimed unified shader, *see supra* sections III(C)(4)(i)-(ii), the Commission finds that the combination of Rich and Poulton also fails to disclose the claimed unified shader. Thus, the Commission has determined to affirm the FID's conclusion that claim 3 of the '133 patent is not invalid over Rich in view of Poulton.

IV. REMEDY, PUBLIC INTEREST, AND BONDING

A. Limited Exclusion Order

Section 337 requires the Commission to issue limited exclusion orders against named respondents that are found to have imported, sold for importation, or sold after importation infringing articles:

If the Commission determines, as a result of an investigation under this section, that there is a violation of this section, it shall direct that the articles concerned, imported by any person violating the

provision of this section, be excluded from entry into the United States

See 19 U.S.C. § 1337(d)(l). See also Spansion, Inc. v. Int'l Trade Comm'n, 629 F.3d 1331, 1358 (Fed. Cir. 2010) ("[T]he Commission is required to issue an exclusion order upon the finding of a Section 337 violation absent a finding that the effects of one of the statutorily-enumerated public interest factors counsel otherwise.").

Respondents argued that "any LEO should cover only the accused chipsets that were found to infringe one or more claims of the Asserted Patents, and should not capture 'downstream products,' specifically, Respondent VIZIO's televisions." See FID at 135 (citations omitted); accord Respondents' Suppl. Br. at 49. Respondents further argue that "any LEO should include a certification provision." See FID at 135 (citations omitted); accord Respondents' Suppl. Br. at 45. "Complainants requested that the Commission issue a LEO, with no certification provision" while "[the Commission's IA] recommended that a LEO with a certification provision issue against Respondents VIZIO's, MediaTek's and SDI's infringing products." See FID at 135. The RD recommends that the Commission issue an "LEO with a certification provision because whether a consumer product infringes the asserted patents claims is not readily apparent by inspection." See FID at 136 (citing Certain Digital Televisions & Certain Prods. Containing Same & Methods of Using Same, Inv. No. 337-TA-617, Comm'n Op. at 11 (Apr. 23, 2009)).

The Commission finds that an LEO is proper with respect to the articles that infringe the '506 patent, *i.e.*, the infringing MediaTek and SDI graphics systems and VIZIO's televisions incorporating the same. The Commission also finds that the LEO should include the standard certification provision that CBP typically requests. The certification provision is justified because not all of Respondents' accused products were found to infringe the '506 patent and

because it is not readily apparent by inspection whether a product infringes the asserted patents. Indeed, only the Multipipe Utgard GPUs were found to infringe the '506 patent and are therefore subject to the LEO, while the Singlepipe Utgard GPU was not found to infringe and is not subject to the remedial order. The LEO is not limited to any particular GPU model, however, but also extends to cover other GPUs of the named respondents that infringe the asserted claims of the '506 patent. Accord IA's Suppl. Resp. at 17-18 (citing Certain Optical Disk Controller Chips and Chipsets and Prods. Containing Same, Including DVD Players and PC Optical Storage Devices, Inv. No. 337-TA-506, Comm'n Op. at 56 (Aug. 7, 2006); Certain Self-Cleaning Litter Boxes and Components Thereof, Inv. No. 337-TA-625, Comm'n Op. at 59 (Apr. 28, 2009)).

The Commission also finds that the LEO covers VIZIO's televisions that incorporate the infringing Multipipe Utgard GPUs. VIZIO is a named respondent and its televisions were identified as accused products in this investigation and found to infringe the '506 patent. As noted by the IA, "the accused chips themselves are [

], and thus that denying relief as to Vizio products containing chips (and denying CDOs, as Respondents also request) would deny Complainant[s] any effective relief." See IA's Suppl. Br. at 28-29 (citations omitted).

Respondents argue that the Commission's opinion in Certain Erasable Programmable

Read-Only Memories, Components Thereof, Products Containing Such Memories, and Processes

for Making Such Memories, Inv. No. 337-TA-276, Comm'n Op. at 123-26, USITC Pub. 2196

(May 1989) ("EPROMs"), aff'd, Hyundai Elecs. Indus. Co., Ltd. v. U.S. Int'l Trade Comm'n, 899

F.2d 1204 (Fed. Cir. 1990),⁴⁰ supports their position that any LEO should not extend to cover VIZIO's accused televisions that incorporate the infringing Multipipe Utgard GPUs.⁴¹ See Respondents' Initial Post-Hearing Br. at 111-21 (EDIS Doc. No. 632464); accord Respondents' Suppl. Br. at 49. Similar to the ALJ, we do not find the EPROMs balancing test to be relevant to the current Investigation. The Commission explained that the factors set forth in EPROMs were conceived for the following purpose:

[T]he Commission may, in issuing exclusion orders, whether general or limited, balance the complainant's interest in obtaining complete protection from all infringing imports by means of exclusion of downstream products against the inherent potential of even a limited exclusion order, when extended to downstream products, to disrupt legitimate trade in products which were not themselves the subject of a finding of violation of section 337.

In performing this balancing, the Commission may consider such matters as [the *EPROMs* factors].⁴²

⁴⁰ The Federal Circuit decision in *Kyocera* did not disturb the holding of *Hyundai* with respect to downstream products of parties or respondents in the investigation. *See Kyocera Wireless Corp.* v. *Int'l Trade Comm'n*, 545 F.3d 1340, 1357-58 (Fed. Cir. 2008) ("This court's decision in [Hyundai] does not suggest that LEOs may cover downstream products of non-respondents. . . . The only downstream products affected by the ITC's LEO were those of the sole adjudged violator of section 337, namely, Hyundai.").

⁴¹ In *EPROMs*, the Commission determined that the LEO properly included Hyundai's computers, computer peripherals, telecommunications equipment, and automotive electronic equipment, but the Commission declined to extend the LEO to cover Hyundai's automobiles. *See EPROMs* at 127-28.

The EPROMs factors include: (1) the value of the infringing articles compared to the value of the downstream products in which they are incorporated; (2) the identity of the manufacturer of the downstream products, i.e., whether it can be determined that the downstream products are manufactured by the respondent or by a third party; (3) the incremental value to the complainant of the exclusion of downstream products; (4) the incremental detriment to respondents of exclusion of such products; (5) the burdens imposed on third parties resulting from exclusion of downstream products; (6) the availability of alternative downstream products that do not contain the infringing articles; (7) the likelihood that the downstream products actually contain the infringing articles and are thereby subject to exclusion; (8) the opportunity for evasion of an exclusion order that does not include downstream products; and (9) the enforceability of an order by Customs. See EPROMs at 125.

EPROMs at 125 (emphasis added).

Contrary to the concern articulated in *EPROMs* having to do with "products which were not themselves the subject of a finding of violation of section 337," the LEO that Complainants seek is directed to VIZIO's products that are accused in this Investigation, and are imported and sold in violation of Section 337 by VIZIO, a respondent named in this Investigation.

Accordingly, we find that the *EPROMs* factors are not relevant in this situation. The question of whether the exclusion order should exempt VIZIO's infringing televisions is a matter to be addressed in connection with the Commission's analysis of the statutory public interest factors and the tailoring of relief. In that regard, because Complainants argue in their public interest analysis that "[t]he products recommended for exclusion by the initial determination in this Investigation are VIZIO's foreign-manufactured televisions used for consumer entertainment and MediaTek's and SDI's infringing graphics systems," *see* Complainants' Suppl. Br. at 39, any remedial order will not extend beyond those products.

Thus, the Commission has determined to issue a limited exclusion order covering Respondents' products which infringe the '506 patent, including VIZIO's televisions which incorporate infringing GPUs. The Commission has also determined to include a certification provision in the LEO.

B. Cease and Desist Order

Section 337 provides that in addition to, or in lieu of, the issuance of an exclusion order, the Commission may issue a cease and desist order ("CDO") as a remedy for violation of section 337. See 19 U.S.C. § 1337(f)(1). The Commission generally issues a cease and desist order directed to a domestic respondent when there is a "commercially significant" amount of infringing, imported product in the United States that could be sold so as to undercut the remedy

provided by an exclusion order. See Certain Condensers, Parts Thereof and Products

Containing Same, Including Air Conditioners for Automobiles, Inv. No. 337-TA-334, Comm'n

Op. at 26-28 (Aug. 27, 1997); see also Certain Table Saws Incorporating Active Injury

Mitigation Technology and Components Thereof, Inv. No. 337-TA-965, Comm'n Op. at 6-7, n.2

(Feb. 1, 2017). Complainants bear the burden of proving that a respondent has a commercially significant inventory in the United States. Certain Integrated Repeaters, Switches, Transceivers

& Products Containing Same, Inv. No. 337-TA-435, Comm'n Op., 2002 WL 31359028 (Aug. 16, 2002). Complainants seek CDOs against VIZIO and SDI, but not MediaTek.

The RD recommends CDOs against Respondents VIZIO and SDI. See FID at 145. Respondents argue that "[t]he Commission should not adopt the [RD's] recommendation that a cease and desist order be issued against SDI." See Respondents' Suppl. Br. at 49. Respondents reason that SDI's accused products "are not within the scope of this Investigation and are not subject to a cease and desist order [because] . . . Complainant is seeking an exclusion order and cease and desist orders only for the products provided by . . . SDI that are or will be incorporated in the consumer products supplied by LG and VIZIO, not the products provided by ... SDI to non-Respondents who made products of the same type as the accused articles." See Respondents' Suppl. Br. at 50 (citing Complainants' Statement on the Public Interest at 2 (EDIS Doc. No. 601571)). Complainants argue that "[t]he evidence . . . shows that both VIZIO and SDI currently maintain commercially significant inventories of infringing products within the United States." See Complainants' Suppl. Br. at 38. Complainants explain that "[SDI] of the accused [SDI products] admit[s] that it has a domestic inventory of [1 " and "[VIZIO] admits to having an inventory of [worth approximately []." See id. (citations omitted); accord IA's Suppl. Br. at 30. units worth [

The Commission agrees that CDOs against both VIZIO and SDI are justified because they both hold commercially significant inventories of the accused products in the United States.⁴³ While Complainants argue that they do not seek an exclusion order or a cease and desist order against downstream products of non-parties (*see*, *e.g.*, Complainants' Statement on the Public Interest at 2 (EDIS Doc. No. 601571); *see also* Complainants' Suppl. Br. at 39), it does not follow, as Respondents suggest, that Complainants do not seek to exclude infringing products by MediaTek and SDI when such products are not incorporated in a downstream product.⁴⁴

Accordingly, the Commission has determined to issue cease and desist orders against Respondents VIZIO and SDI.

C. Bonding

The ALJ must recommend and the Commission must determine the amount of bond to be required of a respondent, pursuant to section 337(j)(3), during the 60-day Presidential review period following the issuance of permanent relief, in the event that the Commission determines to order a remedy. See 19 U.S.C. § 1337(j)(3). The purpose of the bond is to protect the complainant from any injury. See 19 C.F.R. §§ 210.42(a)(1)(ii), 210.50(a)(3). The

Commissioner Schmidtlein supports issuance of the CDOs in this investigation for reasons similar to those offered by her in previous investigations. See, e.g., Certain Table Saws Incorporating Active Injury Mitigation Technology and Components Thereof, Inv. No. 337-TA-965, Comm'n Op. at 6-7, n.2 (Feb. 1, 2017) (public version); Certain Network Devices, Related Software and Components Thereof (I), Inv. No. 337-TA-944, Comm'n Op. at 56, n.20 (July 26, 2016) (public version). Specifically, she finds that the presence of some infringing domestic inventory, regardless of the commercial significance, provides a basis to issue CDOs in this investigation.

 $^{^{\}rm 44}$ As noted by the IA, "the accused chips themselves are [

^{].} See IA's Suppl. Br. at 28.

complainant has the burden of supporting any bond amount it proposes. See Certain Rubber Antidegradants, Components Thereof, and Products Containing Same, Inv. No. 337-TA-533, Comm'n Op. at 40 (July 21, 2006).

The Commission may establish a bond based on the difference in sales prices between the patented domestic industry product and the infringing product. See, e.g., Certain Microsphere Adhesives, Process for Making Same, and Prods. Containing Same, Including Self-Stick Repositionable Notes, Inv. No. 337-TA-366, USITC Pub. No. 3949, Comm'n Op. at 24 (Jan. 1996). The Commission may also establish a bond based on a reasonable royalty rate. See, e.g., Certain Integrated Circuit Telecommunication Chips and Prods. Containing Some.

Including Dialing Apparatus, Inv. No. 337-TA-337, Comm'n Op. at 41-43 (Aug. 3, 1993).

Commission precedent allows for a 100 percent bond when it is not practical or possible to set the bond based on price differential or a reasonable royalty rate. See Certain Voltage

Regulators, Components Thereof and Prods. Containing Same, Inv. No. 337-TA-564, Comm'n Op. at 79 (Public Version Oct. 19 2007).

The RD recommends against setting a bond during Presidential review. See FID at 144-45. The RD reasons that "Complainants failed to meet their burden [and] . . . did not present any evidence demonstrating that Respondents' acts have caused Complainants competitive injury, or that a bond would be necessary during the Presidential Review Period." See id. at 144. Complainants argue that, "[s]hould no bond be imposed during the Presidential Review period, AMD and its licensees will suffer significant injury due to the competitive disadvantage created by Respondents' infringement." See Complainants' Suppl. Br. at 42-43 (citing RX-400C, Complainants' Interrogatory Responses at No. 21). Complainants reason that their "graphics products are incorporated into laptops that perform the same functionality as VIZIO's

televisions [

]." See id. at 43. Complainants state that "the correct bond amount is 100% of the entered value to prevent any harm to Complainants and their licensees." See id. at 47.

The Commission finds that Complainants failed to satisfy their burden to establish that a 100 percent bond is appropriate in this investigation. Specifically, the Commission finds that Complainants have failed to show why a bond based on price differential or royalty rate would be inadequate to protect Complainants from any injury, particularly in view of Complainants' contention that Respondents' accused products compete directly with Complainants' and their licensees' products. See, e.g., Complainants' Suppl. Br. at 43 (citing CX-366 as showing VIZIO 55 inch TV selling at \$478.99, Samsung 55 inch at \$797.99, and LG 55 inch at \$799.99). Furthermore, Complainants fail to establish that a price differential based on the value of the infringing GPUs (rather than the full value of VIZIO's televisions) is inadequate as a bond amount. Indeed, a 100 percent bond based on the entire value of VIZIO's televisions appears excessive. Consequently, we agree with the IA that "it is not clear from the record that Complainants would have been unable to calculate a price differential based either on chips alone or based on televisions (produced by Complainants' licensees) containing such chips." See IA's Suppl. Br. at 34. Thus, the Commission has determined to set a bond in the amount of zero percent during the period of Presidential review.

D. The Public Interest

In determining the remedy, if any, for a violation of Section 337, the Commission must consider the effect of the remedy on certain public interest considerations: (1) the public health and welfare; (2) competitive conditions in the United States economy; (3) the production of like

or directly competitive products in the United States; and (4) United States consumers. See 19 U.S.C. § 1337(d) and (f).

Respondents argue that "[t]he Commission should bind AMD to its representations and carve out . . . MediaTek and SDI SoCs⁴⁵ that are not supplied to VIZIO and decline to issue a cease and desist order directed to SDI." *See* Respondents Suppl. Resp. at 25. As discussed *supra* section IV(B), Complainants argued that they do not seek an exclusion order or a cease and desist order against downstream products of non-parties, but it does not follow, as Respondents suggest, that Complainants do not seek to exclude infringing products of MediaTek and SDI when such products are not incorporated in a downstream product. In addition, as noted by the IA, "the accused chips themselves are [

]. See IA's Suppl. Br. at 28. Respondents do not otherwise allege that issuing remedial orders for violation of Section 337 in this investigation will adversely affect the public interest. Accord IA's Suppl. Resp. at 19.

Based on the evidentiary record in this investigation, the Commission finds that none of the public interest factors precludes the issuance of the remedial orders discussed *supra* sections IV(A)-(B). First, as noted by Complainants (and undisputed by Respondents), "[t]he products recommended for exclusion . . . are VIZIO's foreign-manufactured televisions used for consumer entertainment and MediaTek's and SDI's infringing graphics systems," and "[t]hese types of products are luxury entertainment goods." *See* Complainants' Suppl. Br. at 38-42; *see also* IA's Supp. Br. at 32 ("Televisions are simply not the type of products that raise significant public

[&]quot;SoC" means a "system on chip," which according to Dr. Reinman, "is a variety of components that are integrated onto a single integrated circuit . . . [with] functionality that may be in different processing areas." See Hearing Tr. at 161:5-9 (Reinman).

interest concerns.") (citing Certain Coin-Operated Audio-Visual Games and Components Thereof, Inv. No. 337-TA-87, Comm'n Op. at 30, USITC Pub. 1160 (June 1981)). Second, the evidentiary record supports Complainants' argument (undisputed by Respondents) that "[t]here are ample alternative suppliers (including Samsung, LG, Intel, and AMD [

]) in each category of accused products that can meet consumer demand for graphics systems and televisions subject to the recommended remedial orders." *See*Complainants' Suppl. Br. at 38-42; *accord* IA's Supp. Br. at 32. Thus, the Commission finds that the remedial orders discussed *supra* sections IV(A)-(B) would not have an adverse effect on:

(1) the public health and welfare; (2) competitive conditions in the United States economy; (3) the production of like or directly competitive articles in the United States; and (4) United States consumers.

Accordingly, the Commission finds that: (1) a limited exclusion order directed against infringing products that are imported, sold for importation, and/or sold after importation into the United States by Respondents VIZIO, MediaTek, and SDI; and (2) cease and desist orders against Respondents VIZIO and SDI, are appropriate in view of the record evidence pertaining to the public health and welfare, the competitive conditions in the United States economy, the production of like or directly competitive products in the United States, and United States consumers.

Thus, the Commission has determined that the public interest factors do not preclude the issuance of remedial orders in this investigation.

V. MOTION TO AMEND

Complainants seek leave to amend the complaint and notice of investigation to add V-Silicon as Respondents in this Investigation. Complainants argue that "[SDI] . . . recently

closed on a sale of its SOC business with a company founded by the same CEO, and having the same corporate headquarters, as SDI." See Mem. at 1. Thus, Complainants assert, "good cause exists for granting AMD leave to amend its complaint to add V-Silicon as Respondents in this See id. Respondents and the IA oppose Complainants' motion to amend. Investigation." The IA responds that "Complainants seek to add separate legal entities as new Respondents [but] Complainants have not satisfied the procedural requirements for adding a new respondent," i.e., "they have at least failed to describe a specific instance of importation by V-Silicon." See IA's Mem. Resp. at 4. The IA also notes that "if V-Silicon actually imports, sells for importation, or sells after the importation the accused products, Complainants should still be permitted to assert that any remedial order that issues in this investigation covers V-Silicon as the 'successor and assign' of SDI." See id. at 6. Respondents acknowledge that "V-Silicon has stepped into [SDI's] shoes and has taken ownership over and responsibility of 'substantially all of the assets' of [SDI's] TV Business, which includes [SDI's] accused products in this Investigation." See Respondents' Mem. Resp. at 3. However, Respondents argue that, "[s]hould V-Silicon import, sell for importation, or sell after importation the accused products, Complainants can assert that any remedial order that issues against Sigma applies equally to V-Silicon." See id.

The Commission has determined to deny Complainants' motion to amend the complaint and notice of investigation. Complainants do not provide any evidence of importation, sale for importation, or sale after importation into the United States of SDI's infringing products by V-Silicon. In addition, Complainants may, if necessary, avail themselves of the Commission's procedures to address their concerns.⁴⁶ See, e.g., 19 C.F.R. § 210.76.

⁴⁶ The Commission notes that its remedial orders may apply to a respondent's "successors or assigns" and may cover subsequent importations of a respondent's infringing products by that respondent's successor or assign.

VI. <u>CONCLUSION</u>

For the foregoing reasons, the Commission has determined to affirm with modification the FID's findings of a section 337 violation with respect to the '506 patent and no section 337 violation with respect to the '133 patent. All findings in the FID that are consistent with this opinion are affirmed.

By order of the Commission.

Lisa R. Barton

Secretary to the Commission

Issued: September 18, 2018

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

PUBLIC CERTIFICATE OF SERVICE

I, Lisa R. Barton, hereby certify that the attached **COMMISSION OPINION** has been served by hand upon the Commission Investigative Attorney, Yoncha L. Kundupoglu, Esq., and the following parties as indicated, on 9/18/2018

Lisa R. Barton, Secretary

500 E Street, SW, Room 112 Washington, DC 20436

U.S. International Trade Commission

☑ Via Express Delivery

☐ Via First Class Mail

☐ Other:

On Behalf of Complainants: Michael T. Renaud, Esq. ☐ Via Hand Delivery MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC ☑ Via Express Delivery One Financial Center ☐ Via First Class Mail Boston, MA 02111 ☐ Other:____ On Behalf of Respondents VIZIO, Inc.: Cono A. Carrano, Esq. ☐ Via Hand Delivery AKIN GUMP STRAUSS HAUER & FELD LLP ☑ Via Express Delivery Robert S. Strauss Building ☐ Via First Class Mail 1333New Hampshire Avenue, NW ☐ Other: Washington, DC 20036 On Behalf of Respondents MediaTek, Inc., MediaTek USA Inc., and Sigma Designs, Inc.: Tyler T. VanHoutan, Esq. ☐ Via Hand Delivery

MCGUIREWOODS LLP

Houston, TX 77002

600 Travis Street, Suite 7500

UNITED STATES INTERNATIONAL TRADE COMMISSION Washington, D.C.

In the Matter of

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME Investigation No. 337-TA-1044

NOTICE OF COMMISSION DETERMINATION TO REVIEW IN PART A FINAL INITIAL DETERMINATION FINDING A SECTION 337 VIOLATION; TARGET DATE EXTENSION AND SCHEDULE FOR FILING WRITTEN SUBMISSIONS

AGENCY: U.S. International Trade Commission.

ACTION: Notice.

SUMMARY: Notice is hereby given that the U.S. International Trade Commission has determined to: (1) review in part a final initial determination ("FID") of the presiding administrative law judge ("ALJ") finding a violation of section 337 the Tariff Act of 1930, as amended; and (2) extend the target date by five business days from August 15, 2018, to August 22, 2018.

FOR FURTHER INFORMATION CONTACT: Houda Morad, Office of the General Counsel, U.S. International Trade Commission, 500 E Street SW., Washington, DC 20436, telephone (202) 708-4716. Copies of non-confidential documents filed in connection with this investigation are or will be available for inspection during official business hours (8:45 a.m. to 5:15 p.m.) in the Office of the Secretary, U.S. International Trade Commission, 500 E Street SW., Washington, D.C. 20436, telephone (202) 205-2000. General information concerning the Commission may also be obtained by accessing its Internet server at https://www.usitc.gov. The public record for this investigation may be viewed on the Commission's electronic docket (EDIS) at https://edis.usitc.gov. Hearing-impaired persons are advised that information on this matter can be obtained by contacting the Commission's TDD terminal on (202) 205-1810.

SUPPLEMENTARY INFORMATION: The Commission instituted Investigation No. 337-TA-1044 on March 22, 2017, based on a complaint filed by Complainants Advanced Micro Devices, Inc. of Sunnyvale, California and ATI Technologies ULC of Canada (collectively, "AMD" or "Complainants"). See 82 FR 14748 (Mar. 22, 2017). The complaint, as amended, alleges violations of section 337 of the Tariff Act of 1930, as amended (19 U.S.C. 1337), based upon the importation into the United States, the sale for importation, and the sale within the United States after importation of certain graphics systems, components thereof, and consumer products containing the same, by reason of infringement of certain claims of U.S. Patent No.

7,633,506 ("the '506 patent"); U.S. Patent No. 7,796,133 ("the '133 patent"); U.S. Patent No. 8,760,454 ("the '454 patent"); and U.S. Patent No. 9,582,846 ("the '846 patent"). *Id.* The notice of investigation identified LG Electronics, Inc. of Seoul, Republic of Korea, LG Electronics U.S.A., Inc. of Englewood Cliffs, New Jersey, and LG Electronics MobileComm U.S.A. Inc. of San Diego, California (collectively, "LG"), VIZIO, Inc. ("VIZIO") of Irvine, California, MediaTek Inc. of Hsinchu City, Taiwan and Media Tek USA Inc. of San Jose, California (collectively, "MediaTek"), and Sigma Designs, Inc. ("SDI") of Fremont, California, as respondents in this investigation. *See id.* The Office of Unfair Import Investigations (OUII) is also a party to the investigation.

On October 20, 2017, the ALJ issued an initial determination terminating the investigation as to LG based on settlement. *See* Order No. 48 (Oct. 20, 2017), *unreviewed*, Comm'n Notice (Nov. 13, 2017). The remaining respondents in this investigation are VIZIO, MediaTek, and SDI (hereinafter, "the Remaining Respondents"). The ALJ also terminated the investigation with respect to all asserted claims of the '454 and '846 patents; claims 6, 7, and 9 of the '506 patent; and claims 2, 4-13, and 40 of the '133 patent. *See* Order No. 33 (Aug. 15, 2017), *unreviewed*, Comm'n Notice (Sept. 5, 2017); Order No. 43 (Oct. 5, 2017), *unreviewed*, Comm'n Notice (Nov. 13, 2017); Order No. 53 (Oct. 31, 2017), *unreviewed*, Comm'n Notice (Nov. 28, 2017). Claims 1-5 and 8 of the '506 patent and claims 1 and 3 of the '133 patent (hereinafter, "the asserted claims") remain pending in this investigation.

On April 13, 2018, the ALJ issued her FID finding a violation of section 337 with respect to the '506 patent but not the '133 patent. Specifically, the FID finds that: (1) certain accused products infringe the asserted claims of the '506 patent but not the '133 patent; (2) the asserted claims are not invalid; and (3) Complainants satisfy the economic and technical prongs of the domestic industry requirement with respect to both asserted patents. In addition, the ALJ recommended that the Commission issue: (1) a Limited Exclusion Order against the infringing accused products; and (2) Cease and Desist Orders against Respondents VIZIO and SDI. The ALJ further recommended against setting a bond during Presidential review.

The Commission has determined to review the FID in part. In particular, the Commission has determined to review the claim constructions of the terms: "unified shader" (recited in the '506 and '133 patent claims), "packet" (recited in the '133 patent claims), and "ALU/memory pair" (recited in the '133 patent claims). In view of the Commission's claim construction review, the Commission will also review the relevant FID's findings with respect to infringement, validity, and technical prong of the domestic industry requirement. Furthermore, the Commission has determined to review whether the importation requirement is satisfied with respect to Respondents MediaTek and SDI. The Commission has determined not to review the remainder of the FID. The Commission has also determined to extend the target date by five business days from August 15, 2018, to August 22, 2018.

In connection with the review, the parties are requested to brief their positions with reference to the applicable law and the evidentiary record regarding the questions provided below:

- 1. Consistent with the specification of the '506 patent (JX-1) and with the patentee's statements during the prosecution of the '506 patent (JX-2) distinguishing Zhu U.S. Patent No. 6,697,063 at JX-2.387-388, the Commission proposes to construe the term "unified shader" to mean "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include separate dedicated hardware blocks that perform separate color and texture operations, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates." In view of the Commission's proposed construction, please explain: (1) whether and why you agree or disagree with the Commission's proposed construction; and (2) whether and why the Commission's proposed construction affects the FID's infringement and invalidity analyses with respect to the '506 patent.
- Consistent with the specification of the '133 patent (JX-2) and with 2. the patentee's statements during the prosecution of the '133 patent (JX-4) distinguishing Donham U.S. Patent No. 6,980,209 at JX-4.240-41 and JX-4.272, the Commission proposes to construe the term "unified shader" to mean "a single shader circuit capable of performing color shading and texture coordinate shading, wherein the single shader circuit may not include separate dedicated hardware blocks that perform separate color and texture operations, and wherein texture coordinate shading may include texture address operations, indirect texturing, and bump mapping performed by the unified shader to modify texture coordinates." In view of the Commission's proposed construction, please explain: (1) whether and why you agree or disagree with the Commission's proposed construction; and (2) whether and why the Commission's proposed construction affects the FID's infringement and invalidity analyses with respect to the '133 patent.
- 3. Consistent with the specification of the '133 patent (JX-3) and with the patentee's statements during the prosecution of the '133 patent (JX-4) distinguishing Morgan U.S. Patent No. 6,384,824 at JX-4.89, the Commission proposes to construe the term "packet" to mean "data bundle containing texture coordinate and color value information for one or more pixels, wherein said information is received simultaneously by the unified shader," *i.e.*, in the same packet rather than serially as suggested by Complainants. In view of the Commission's proposed construction, please explain: (1) whether and why you agree or disagree with the Commission's proposed construction; and (2) whether and why the Commission's

- proposed construction affects the FID's infringement and invalidity analyses with respect to the '133 patent.
- 4. Consistent with the specification of the '133 patent (JX-3), the Commission proposes to modify the FID's interpretation with respect to the scope of the term "ALU/memory pair" to clarify that it does not exclude control logic or circuitry. In view of the Commission's proposed interpretation, please explain: (1) whether and why you agree or disagree with the Commission's proposed interpretation; and (2) whether and why the Commission's proposed interpretation affects the FID's infringement and invalidity analyses with respect to the '133 patent.

In addition, in connection with the final disposition of this investigation, the Commission may (1) issue an order that could result in the exclusion of the subject articles from entry into the United States, and/or (2) issue one or more cease and desist orders that could result in the respondent(s) being required to cease and desist from engaging in unfair acts in the importation and sale of such articles. Accordingly, the Commission is interested in receiving written submissions that address the form of remedy, if any, that should be ordered. If a party seeks exclusion of an article from entry into the United States for purposes other than entry for consumption, the party should so indicate and provide information establishing that activities involving other types of entry either are adversely affecting it or likely to do so. For background, see Certain Devices for Connecting Computers via Telephone Lines, Inv. No. 337-TA-360, USITC Pub. No. 2843 (Dec. 1994) (Comm'n Op.).

If the Commission contemplates some form of remedy, it must consider the effects of that remedy upon the public interest. The factors the Commission will consider include the effect that an exclusion order and/or cease and desist orders would have on (1) the public health and welfare, (2) competitive conditions in the U.S. economy, (3) U.S. production of articles that are like or directly competitive with those that are subject to investigation, and (4) U.S. consumers. The Commission is therefore interested in receiving written submissions that address the aforementioned public interest factors in the context of this investigation.

If the Commission orders some form of remedy, the U.S. Trade Representative, as delegated by the President, has 60 days to approve or disapprove the Commission's action. *See* Presidential Memorandum of July 21, 2005, 70 FR 43251 (July 26, 2005). During this period, the subject articles would be entitled to enter the United States under bond, in an amount determined by the Commission and prescribed by the Secretary of the Treasury. The Commission is therefore interested in receiving submissions concerning the amount of the bond that should be imposed if a remedy is ordered.

WRITTEN SUBMISSIONS: The parties to the investigation are requested to file written submissions on the questions identified in this notice. Parties to the investigation, interested government agencies, and any other interested parties are encouraged to file written submissions on the issues of remedy, the public interest, and bonding. Such submissions should address the recommended determination by the ALJ on remedy and bonding. Complainants and OUII are

also requested to submit proposed remedial orders for the Commission's consideration. Complainants are also requested to state the date that the asserted patents expire and the HTSUS numbers under which the accused products are imported. Complainants are further requested to supply the names of known importers of the products at issue in this investigation.

Written submissions and proposed remedial orders must be filed no later than close of business on June 28, 2018. Reply submissions must be filed no later than the close of business on July 6, 2018. Initial written submissions may not exceed 50 pages in length, exclusive of any exhibits, while reply submissions may not exceed 25 pages in length, exclusive of any exhibits. No further submissions on any of these issues will be permitted unless otherwise ordered by the Commission.

Persons filing written submissions must file the original document electronically on or before the deadlines stated above and submit eight (8) true paper copies to the Office of the Secretary by noon the next day pursuant to section 210.4(f) of the Commission's Rules of Practice and Procedure (19 CFR 210.4(f)). Submissions should refer to the investigation number ("Inv. No. 337-TA-1044") in a prominent place on the cover page and/or the first page. (See Handbook for Electronic Filing Procedures, https://www.usitc.gov/secretary/documents/handbook_on_filing_procedures.pdf). Persons with questions regarding filing should contact the Secretary (202-205-2000).

Any person desiring to submit a document to the Commission in confidence must request confidential treatment. All such requests should be directed to the Secretary to the Commission and must include a full statement of the reasons why the Commission should grant such treatment. See 19 CFR 201.6. Documents for which confidential treatment by the Commission is properly sought will be treated accordingly. All information, including confidential business information and documents for which confidential treatment is properly sought, submitted to the Commission for purposes of this Investigation may be disclosed to and used: (i) by the Commission, its employees and Offices, and contract personnel (a) for developing or maintaining the records of this or a related proceeding, or (b) in internal investigations, audits, reviews, and evaluations relating to the programs, personnel, and operations of the Commission including under 5 U.S.C. Appendix 3; or (ii) by U.S. government employees and contract personnel^[11], solely for cybersecurity purposes. All non-confidential written submissions will be available for public inspection at the Office of the Secretary and on EDIS.

^[1] All contract personnel will sign appropriate nondisclosure agreements.

The authority for the Commission's determination is contained in section 337 of the Tariff Act of 1930, as amended (19 U.S.C. 1337), and in part 210 of the Commission's Rules of Practice and Procedure (19 CFR part 210).

By order of the Commission.

Lisa R. Barton

Secretary to the Commission

Issued: June 14, 2018

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

PUBLIC CERTIFICATE OF SERVICE

I, Lisa R. Barton, hereby certify that the attached **NOTICE** has been served by hand upon the Commission Investigative Attorney, Yoncha L. Kundupoglu, Esq., and the following parties as indicated, on 6/14/2018

Lisa R. Barton, Secretary U.S. International Trade Commission 500 E Street, SW, Room 112 Washington, DC 20436

On Behalf of Complainants: Michael T. Renaud, Esq. ☐ Via Hand Delivery MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC ☐ Via Express Delivery One Financial Center ☑ Via First Class Mail Boston, MA 02111 ☐ Other: On Behalf of Respondents VIZIO, Inc.: Cono A. Carrano, Esq. ☐ Via Hand Delivery AKIN GUMP STRAUSS HAUER & FELD LLP ☐ Via Express Delivery Robert S. Strauss Building ☑ Via First Class Mail 1333New Hampshire Avenue, NW ☐ Other: _____ Washington, DC 20036 On Behalf of Respondents MediaTek, Inc., MediaTek USA Inc., and Sigma Designs, Inc.: Tyler T. VanHoutan, Esq. ☐ Via Hand Delivery MCGUIREWOODS LLP ☐ Via Express Delivery 600 Travis Street, Suite 7500 ⊠ Via First Class Mail Houston, TX 77002 ☐ Other:

Public Version

UNITED STATES INTERNATIONAL TRADE COMMISSION

Washington, D.C.

In the Matter of

CERTAIN GRAPHIC SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

Inv. No. 337-TA-1044

INITIAL DETERMINATION ON VIOLATION OF SECTION 337 AND RECOMMENDED DETERMINATION ON REMEDY AND BOND

Administrative Law Judge Mary Joan McNamara

(April 13, 2018)

Appearances:

For the Complainants Advanced Micro Devices, Inc. and ATI Technologies ULC:

Michael T. Renaud, Esq., James M. Wodarski, Esq., Michael J. McNamara, Esq., William A. Meunier, Esq., Adam S. Rizk, Esq., Marguerite McConihe, Esq., and Cheung Xu, Esq. of Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C., Boston, MA.

Aarti Shah, Esq. of Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C., Washington, D.C.

For the Respondent VIZIO, Inc.:

Cono A. Carrano, Esq., David C. Vondle, Esq., Ryan S. Stronczer, Esq. of Akin Gump Strauss Hauer & Feld LLP, Washington, D.C.

Paul Lin, Esq., Kevin G. McBride, Esq., Brock F. Wilson, Esq., Yimeng Dou, Esq., and Clark Gordon, Esq. of Akin Gump Strauss Hauer & Feld LLP, Irvine, CA.

John Wittenzellner, Esq. of Akin Gump Strauss Hauer & Feld LLP, Philadelphia, PA.

For the Respondents MediaTek Inc. and MediaTek U.S.A. Inc.:

Tyler T. VanHoutan, Esq. of McGuire Woods LLP, Houston, TX.

Rachelle H. Thompson, Esq. of McGuire Woods LLP, Raleigh, NC.

Lyle D. Kossis, Esq. and George B. Davis, Esq. of McGuire Woods LLP, Richmond, VA.

Public Version

For the Respondent Sigma Designs, Inc.:

Tyler T. VanHoutan, Esq. of McGuire Woods LLP, Houston, TX.

Rachelle H. Thompson, Esq. of McGuire Woods LLP, Raleigh, NC.

Rebecca B. Levinson, Esq. of McGuire Woods LLP, Washington, DC.

Lyle D. Kossis, Esq. and Justin R. Lowery, Esq. of McGuire Woods LLP, Richmond, VA.

Kevin P. Anderson, Esq., Floyd B. Chapman, Esq., and Asia Arminio, Esq. of Wiley Rein LLP, Washington, DC.

For the Commission Investigative Staff:

Margaret D. McDonald, Esq., Director; David O. Lloyd, Esq., Supervisory Attorney; and Yoncha L. Kundupoglu, Esq., Investigative Attorney, of the Office of Unfair Import Investigations, U.S. International Trade Commission, Washington, D.C.

SELECTED SUMMARY FINDINGS

Pursuant to the Notice of Investigation, 82 Fed. Reg. 14748, dated March 22, 2017, this is the Initial Determination ("ID") of the Investigation in the Matter of Certain Graphic Systems, Components Thereof, and Consumer Products Containing the Same, United States International Trade Commission Investigation No. 337-TA-1044. *See* 19 C.F.R. § 210.42(a).

It is a finding of this ID that Advanced Micro Devices, Inc. and ATI Technologies ULC (collectively, "AMD" or "Complainants") have proven by a preponderance of evidence that Respondent VIZIO, Inc. ("Respondent VIZIO") has violated subsection (b) of Section 337 of the Tariff Act of 1930, in the importation into the United States, the sale for importation, or the sale within the United States after importation of consumer products containing certain graphic systems and components thereof.

It is a finding of this ID that Respondent VIZIO has infringed asserted claims 1-5 and 8 of U.S. Patent No. 7,633,506 ("the '506 patent"). It is also a finding of this ID that Respondent VIZIO has not infringed asserted claims 1 and 3 of U.S. Patent No. 7,796,133 ("the '133 patent").

It is a finding of this ID that Complainants have proven by a preponderance of evidence that Respondents MediaTek Inc. and MediaTek U.S.A. Inc. (collectively, "Respondent MediaTek") have violated subsection (b) of Section 337 of the Tariff Act of 1930, in the importation into the United States, the sale for importation, or the sale within the United States after importation of certain graphic systems and components thereof.

It is a finding of this ID that Respondent MediaTek has infringed asserted claims 1-5 and 8 of the '506 patent. It is also a finding of this ID that Respondent MediaTek has not infringed asserted claims 1 and 3 of the '133 patent.

It is a finding of this ID that Complainants have proven by a preponderance of evidence that Respondent Sigma Designs, Inc. ("Respondent SDI," and with Respondent VIZIO and Respondent MediaTek, "Respondents") has violated subsection (b) of Section 337 of the Tariff Act of 1930, in the importation into the United States, the sale for importation, or the sale within the United States after importation of certain graphic systems and components thereof.

It is a finding of this ID that Respondent SDI has infringed asserted claims 1-5 and 8 of the '506 patent. It is also a finding of this ID that Respondent SDI has not infringed asserted claims 1 and 3 of the '133 patent.

It is finding of this ID that Respondents have not proven by clear and convincing evidence that claims 1-5 and 8 of the '506 patent and claims 1 and 3 of the '133 patent are invalid under 35 U.S.C. § 102 as anticipated and/or under 35 U.S.C. § 102 as obvious.

It is a finding of this ID that one or more of Complainants' domestic industry products have satisfied the technical industry prong of the domestic industry requirement for the '506 and '133 patents. It is also a finding of this ID that Complainants have satisfied the economic prong of the domestic industry requirement under Section 337(a)(3)(A), (B), and/or (C).

TABLE OF CONTENTS

I.			ETERMINATION ON VIOLATION OF SECTION 337, AND ENDED DETERMINATION ON REMEDY AND BOND
	A.	Tech	nology Comment
	В.		mary of Findings
II.	BAC	CKGRO	OUND
	A.	Insti	tution and Selected Procedural History
	В.	The	Parties 10
		1.	Complainants Advanced Micro Devices, Inc. and ATI Technologies ULC ("Complainants" or "AMD")
		2.	Respondent VIZIO, Inc. ("Respondent VIZIO")
		3.	Respondents MediaTek Inc. and MediaTek U.S.A. Inc. ("Respondent MediaTek")
		4.	Respondent Sigma Designs, Inc. ("Respondent SDI")
III.	JUR	ASDIC'	TION, IMPORTATION, AND STANDING12
	A.	The	Commission Has Jurisdiction
		1.	Subject Matter Jurisdiction
		2.	Personal Jurisdiction
		3.	In Rem Jurisdiction
	В.	Com	plainants Have Standing in the Commission
IV.	THE	E ASSE	RTED PATENTS15
	A.	Over	view of the Technology15
	В.	U.S.	Patent No. 7,633,506 ("the '506 Patent")
		1.	Overview of the '506 Patent
		2.	Asserted Claims of the '506 Patent24
	C.	U.S.	Patent No. 7,796,133 ("the '133 Patent")
		1.	Overview of the '133 Patent
		2.	Asserted Claims of the '133 Patent
V.	THE	E PROI	DUCTS AT ISSUE20
	A.	Resp	ondents' Accused Products
		1.	Respondent VIZIO's Accused Products
		2.	Respondent MediaTek's Accused Products29

		3.	Respo	ondent SDI's Accused Products	29
	В.	Comp	lainant	s' DI Products	30
VI.	THE	ASSER	RTED I	PATENTS	31
	A.	Level	of Ord	inary Skill in the Art	31
		1.	Relev	ant Law	31
		2.	Defin	ition of Person of Ordinary Skill in the Art	32
	В.	Claim	Const	ruction	32
		1.	Relev	ant Law	32
VII.	U.S. I	PATEN	T NO.	7,663,506	35
	A.	Legal	Standa	rd: Direct Infringement	35
	В.	Infrin	gement	Overview	36
	C.	Relev	ant Cla	im Terms	40
	D.			used Multipipe Products Infringe Claims 1-5 and 8 atent	41
		1.	Claim	1 of the '506 Patent	41
			a)	"A graphics chip comprising"	41
			b)	"a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry"	44
			c)	"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer"	48
			d)	"wherein said back-end in the graphics chip comprises multiple parallel pipelines"	51
			e)	"wherein said geometry is determined to locate in a portion of an output screen defined by a tile"	
			f)	"wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading"	52
		2.	Clain	1 2 of the '506 Patent	63
			a)	"The graphics chip of claim 1 wherein each of said parallel pipelines further comprises: a FIFO unit for load balancing said each of said pipelines."	63
		3.	Clain	1 3 of the '506 Patent	64
			a)	"The graphics chip of claim 1 wherein each of said parallel pipelines further comprises: a z buffer logic unit; and a color	

				buffer logic unit."	. 64
		4.	Claim	4 of the '506 Patent	65
			a)	"The graphics chip of claim 3 wherein said z buffer logic unit interfaces with said scan converter through a hierarchical Z interface and an early Z interface."	65
		5.	Claim	5 of the '506 Patent	66
			a)	"The graphics chip of claim 3 wherein said z buffer logic unit interfaces with said unified shader through a late Z interface."	. 66
		6.	Claim	8 of the '506 Patent	68
			a)	"The graphics chip of claim 1 wherein the unified shader is operative to apply a programmed sequence of instructions to rasterized values and is operative to loop back to process operations for color shading and/or texture address shading."	. 68
	E.	Validi	ty		69
		1.	Legal	Standard	69
			a)	Generally	69
			b)	Obviousness	70
		2.	None o	of the Asserted Claims of the '506 Patent Are Invalid as Obvious.	. 72
			a)	Claims 1, 2, and 8 of the '506 Patent Are Not Obvious Over Papakipos (RX-0376) in Combination with Gibson (RX-0368)	. 72
		1	b)	Claims 3 and 4 Are Not Obvious Over Papakipos (RX-0376) in Combination with Gibson (RX-0368) and Zhu (RX-0359)	. 84
			c)	Claims 1, 2, and 8 Are Not Obvious Over Donham (RX-0142) in Combination with Gibson (RX-0368)	. 85
			d)	Claims 3 and 4 Are Not Obvious Over Donham (RX-0142) in Combination with Gibson (RX-0368) and Zhu (RX-0359)	91
VIII.	U.S. P	ATEN	T NO. 7	7,796,133	. 92
	A.	Overv	iew of I	nfringement	. 92
	В.			m Terms	. 94
	C.	The '1	33 Acc	used Products Do Not Infringe Claims 1 and 3 of the	. 94
		1.	Claim	1 of the '133 Patent	, 94
			a)	"A unified shader comprising"	, 94
		1.			

			b)	"an input interface for receiving a packet from a rasterizer" 95
			c)	"a shading processing mechanism configured to produce a resultant value from said packet by performing one or more shading operations"
			d)	"wherein said shading operations comprise both texture operations and color operations and comprising at least one ALU/memory pair operative to perform both texture operations and color operations wherein texture operations comprise at least one of: issuing a texture request to a texture unit and writing received texture values to the memory"
			e)	"wherein the at least one ALU is operative to read from and write to the memory to perform both texture and color operations"
			f)	"an output interface configured to send said resultant value to a frame buffer"
		2.	Clair	m 3 of the '133 Patent
			a)	"The shader of claim 1 wherein said output interface sends said value to said frame buffer using a valid-ready protocol." 112
	D.	Valid	lity	
		1.	Lega	d Standard: Anticipation
		2.		e of the Asserted Claims of the '133 Patent Are Invalid as cipated
			a)	Claim 1 Is Not Anticipated by Rich (RX-0486)113
			b)	Claims 1 and 3 Are Not Anticipated by Poulton (RX-0146) 122
				i. Claim 1
				ii. Claim 3
		3.		m 3 of the '133 Patent Is Not Obvious Over Rich (RX-0486) in bination with Poulton (RX-0146)
IX.	DOM	IESTIC	C INDU	USTRY REQUIREMENT: TECHNICAL PRONG 132
	A.		•	ts Have Satisfied the Technical Prong of the Domestic Industry t
		1.	'506	Patent
		2.	'133	Patent
X.	DOM	ŒSTI	C INDU	USTRY REQUIREMENT: ECONOMIC PRONG 134
	A.			ts Have Satisfied the Economic Prong of the Domestic Industry t Under Section 337(a)(A), (B), and (C)134

XI.	REC	OMMENDATION ON REMEDY AND BOND	134
	A.	Legal Standard	134
	В.	A Limited Exclusion Order with a Certification Provision Is Warranted	135
	C.	Respondent VIZIO's Accused Products Are Not Excluded from the LEO	136
	D.	No Bond During the Presidential Review Period Is Warranted Against Respondents	142
	E.	A Cease and Desist Order Is Warranted	145
XII.	WAI	VER OR WITHDRAWAL OF RESPONDENTS' DEFENSES	145
XIII.	FINI	CLUSIONS OF FACT OR LAW: THIS INITIAL DETERMINATION OS A SECTION 337 VIOLATION BASED UPON INFRINGEMENT OF PATENT NO. 7,633,506	146
XIV.		CLUSION AND ORDER	

APPENDICES

Appendix A: Accused Products

Appendix B: DI Products

ABBREVIATIONS

The following shorthand references to the parties and related U.S. agencies are used in this Initial Determination:

Complainants or

Complainants Advanced Micro Devices, Inc. and ATI Technologies

AMD ULC, collectively

Respondent VIZIO Respondent VIZIO, Inc.

Respondent MediaTek

Respondents MediaTek Inc. and MediaTek U.S.A. Inc., collectively

Respondent SDI Respondent Sigma Designs, Inc.

Respondents Respondent VIZIO, Respondent MediaTek, and Respondent SDI,

collectively

Staff Commission Investigative Staff, Office of Unfair Import

Investigations

CBP U.S. Customs and Border Protection

PTO U.S. Patent and Trademark Office

PTAB Patent Trial and Appeal Board of the PTO

The following abbreviations for pleadings, exhibits, briefs, transcripts, and Orders are used in this Initial Determination:

Compl. Complaint

Am. Compl. Verified Amended Complaint

Response of Respondent VIZIO to the Notice of Investigation and

VIZIO Resp. Complaint Under Section 337 of the Tariff Act of 1930, as

Amended

Response of Respondent MediaTek to the Notice of Investigation

MediaTek Resp. and Complaint Under Section 337 of the Tariff Act of 1930, as

Amended

Response of Respondent SDI to the Notice of Investigation and

SDI Resp. Complaint Under Section 337 of the Tariff Act of 1930, as

Amended

CX Complainants' exhibit

CDX Complainants' demonstrative exhibit

CPX Complainants' physical exhibit

CPBr. Complainants' Pre-Hearing Brief

CBr. Complainants' Initial Post-Hearing Brief

CRBr. Complainants' Post-Hearing Reply Brief

CPSt. Complainants' Pre-Hearing Statement

JX Joint exhibit

RX Respondents' exhibit

RDX Respondents' demonstrative exhibit

RPX Respondents' physical exhibit

RPBr. Respondents' Pre-Hearing Brief

RBr. Respondents' Initial Post-Hearing Brief

RRBr. Respondents' Post-Hearing Reply Brief

RPSt. Respondents' Pre-Hearing Statement

SPBr. Commission Investigative Staff's Pre-Hearing Brief

SBr. Commission Investigative Staff's Initial Post-Hearing Brief

SRBr. Commission Investigative Staff's Post-Hearing Reply Brief

SPSt. Commission Investigative Staff's Pre-Hearing Statement

Pre-Hearing Tr.

Transcript from November 20, 2017 Pre-Hearing Teleconference

(Doc. ID No. 629904 (Nov. 28, 2017))

SX

Staff's exhibit

Tr.

Evidentiary hearing transcript

Dep. Tr.

Deposition transcript

Comp'ls Claim Br.

Complainants' Claim Construction Brief

Res'pts Claim Br.

Respondents' Claim Construction Brief

Staff Claim Br.

Commission Investigative Staff's Claim Construction Brief

Markman Hearing

Transcript from August 8, 2017 Markman hearing (Doc. ID Nos.

619465, 619466 (Aug. 9, 2017))

Markman Tutorial

Transcript from August 8, 2017 technology tutorial held prior to the

Tr.

Tr.

Markman hearing (Doc. ID No. 619464 (Aug. 9, 2017))

Markman Order Tr.

Transcript from November 8, 2017 oral Markman Order (Doc. ID

No. 629745 (Nov. 22, 2017))

The following abbreviations for technical business-related terms are used in this Initial Determination:

ALU

Algorithmic logic unit

FIFO

First in, first out

GPU

Graphics processing unit

HDTV

High-definition television

IC

Integrated circuit

MP

Multicore Processor

PLB

Polygon list builder

RTL

Register transfer language

SoC

System on chip

TRM

Technical reference manual

The following shorthand references to certain products and patents at issue in this are used in this Initial Determination:

'506 patent

U.S. Patent No. 7,633,506

'133 patent

U.S. Patent No. 7,796,133

Asserted Patents

'506 and '133 patents, collectively

Accused Products

Accused VIZIO Products, Accused MediaTek Products, and

Accused SDI Products, collectively

Accused VIZIO Products

See Appendix A; Chart Nos. 7 and 8

Accused MediaTek

Products

See Appendix A; Chart Nos. 9 and 10

Accused SDI Products

See Appendix A; Chart No. 11

Accused Singlepipe

Products

See Appendix A; Chart Nos. 7 and 9

Accused Multipipe

Products

See Appendix A; Chart Nos. 8, 10, and 11

DI Products

DI Single Shader Products and DI Multi Shader Products,

collectively

DI Single Shader

Products

Bristol Ridge, Carrizo, Iceland, Stoney Ridge, and Raven Ridge (see

also Appendix B; Chart No. 12)

DI Multi Shader

Products

Polaris 10 (Ellesmere), Polaris 11 (Baffin), Polaris 12, Polaris 22, Fiji, Tonga, Vega 10, Vega 12, and Vega 20 (see also Appendix B;

Chart No. 12)

I. INITIAL DETERMINATION ON VIOLATION OF SECTION 337, AND RECOMMENDED DETERMINATION ON REMEDY AND BOND

A. Technology Comment

We live in a world of astonishing color, size, texture, perspective and shape. For those who remember "black and white" television, the images of the world that the black and white medium presented were not true to what we actually see in the "real world" complexity of three-dimension light, color, texture and shading. That world was monochromatic, and more two-dimensional than three-dimensional. Nonetheless, those black and white images constituted a great leap in a number of technologies.

The graphics processing that is incorporated into the two patents at issue in this Investigation, that is U.S. Patent Nos. 7,633,506 and 7,796,133, represent another phase in the refinement of graphics images we see in the real world and in a virtual world. As users of an array of "smart" devices, we have come to expect, and perhaps take for granted, that the refinement of the color, texture, shape and of the objects we see in the real world will be mirrored automatically in, or transmitted into, our television sets, our smart phones and tablets.

This decision, at least in part, describes some of the technology of the graphics processing that enables us to see with exquisite clarity our three-dimensional world in our smart devices. It is hoped that Section IV.A, "Overview of the Technology," which employs the helpful descriptions and images that were provided by the various experts during the *Markman* Hearing and the pre-hearing tutorial render this very complex technology easier to relate to, and easier to understand.

B. Summary of Findings

A summary of this decision's finding is summarized below.

Chart No. 1: Summary of Findings

Product	Patent	Claims	Determination
Accused Multipipe Products	'506 patent	1-5 and 8	Violation (claims 1-5 and 8): Claims 1-5 and 8 of the '506 patent are valid and infringed by the Accused Multipipe Products.
Accused Singlepipe and Multipipe Products	'133 patent	1 and 3	No violation: Claims 1 and 3 are valid but not infringed by the Accused Singlepipe and Multipipe Products.
AMD's DI Products	All Asserted Patents	*	Satisfied. Complainants' domestic R&D activities with respect to their DI Products satisfy the domestic industry requirement set forth in 19 U.S.C. § 337(a)(3)(A), (B), and/or (C).

II. BACKGROUND

A. Institution and Selected Procedural History.

On January 24, 2017, Advanced Micro Devices, Inc. and ATI Technologies ULC filed a complaint under Section 337 of the Tariff Act of 1930, as amended, 19 U.S.C. § 1337, ("Complaint") alleging infringement of certain claims of U.S. Patent No. 7,633,506 (JX-0001, hereafter "the '506 patent"); U.S. Patent No. 7,796,133 (JX-0003, hereafter "the '133 patent"); and U.S. Patent No. 8,760,454 (hereafter "the '454 patent). (*See, e.g.*, Compl. at ¶¶ 1, 6; Doc. ID

No. 601571 (Jan. 24, 2017).).

On March 2, 2017, Complainants filed an amended Complaint ("Amended Complaint") to include the assertion of certain claims of U.S. Patent No. 9,582,846 (hereafter "the '846 patent") against Respondents. (Am. Compl. at ¶¶ 1, 6; Doc. ID No. 604678 (Mar. 2, 2017).).

The Commission instituted this Investigation pursuant to subsection (b) of Section 337 of the Tariff Act of 1930, as amended, to determine:

whether there is a violation of subsection (a)(1)(B) of section 337 in the importation into the United States, the sale for importation, or the sale within the United States after importation of certain graphics systems, components thereof, and consumer products containing the same by reason of infringement of one or more of claims 1-9 of the '506 patent; claims 1-13 and 40 of the '133 patent; claims 2-5, 6-10, and 11 of the '454 patent; and claims 1-8 of the '846 patent, and whether an industry in the United States exists or is in the process of being established as required by subsection (a)(2) of section 337[.]

82 Fed. Reg. 14748 (Mar. 23, 2017).

The Notice of Investigation ("NOI") names Advanced Micro Devices, Inc. of Sunnyvale, CA and ATI Technologies ULC of Ontario, Canada as complainants ("Complainants"). *See id.* The NOI names, *inter alia*, VIZIO, Inc. of Irvine, CA ("Respondent VIZIO"); MediaTek Inc. of Hsinchu City, Taiwan and MediaTek U.S.A. Inc. of San Jose, CA ("Respondent MediaTek"); and Sigma Designs, Inc. of Fremont, CA ("Respondent SDI," and with Respondent VIZIO and Respondent MediaTek, "Respondents").² *Id.*

¹ In the cover letter of the Amended Complaint ("Amended Complaint Cover Letter"), Complainants explained that on February 28, 2017, after the original Complaint was filed, the U.S. Patent and Trademark Office ("PTO") issued the '846 patent. (Am. Compl. Cover Ltr. at 1.).

² The NOI also named LG Electronics, Inc. of Seoul, Republic of Korea, LG Electronics U.S.A., Inc. of Englewood Cliffs, NJ, and LG Electronics MobileComm U.S.A., Inc. of San Diego, CA ("Respondent LG") as Respondents in this Investigation. 82 Fed. Reg. 14748 (Mar. 23, 2017). On October 20, 2017, an ID issued granting Complainants' termination of this Investigation against Respondent LG. (Order No. 48 (Oct. 20, 2017).). The Commission determined not to review the ID. (Doc. ID No. 628691 (Nov.

The NOI also names the Commission Investigative Staff of the Office of Unfair Import Investigations ("Staff," and collectively, with Complainants and Respondents, "the Parties") as a party in this Investigation. *Id*.

On April 17, 2017, Respondent VIZIO filed a response to the Complaint and NOI ("VIZIO Response"). (Doc. ID No. 608891 (Apr. 17, 2017).). On April 19, 2017, Respondent MediaTek and Respondent SDI each filed a response to the Complaint and NOI ("MediaTek Response" and "SDI Response," respectively). (Doc. ID No. 609023 at Ex. 1 (Apr. 17, 2017); Doc. ID No. 609021 at Ex. 1 (Apr. 17, 2017).). In the VIZIO Response, Respondent VIZIO identified eleven (11) affirmative defenses ("Respondent VIZIO's Affirmative Defenses"). (VIZIO Resp. at 23-29.). In the MediaTek Response, Respondent MediaTek identified twelve (12) affirmative defenses ("Respondent SDI also identified twelve (12) affirmative defenses. (SDI Resp. at 31-36.).

On May 26, 2017, Complainants filed a motion seeking leave to file a second Amended Complaint ("Second Amended Complaint") based on the U.S. Patent and Trademark Office's ("PTO") issuance of a Certificate of Correction under 37 C.F.R. § 1.323 for the '846 patent.³ (Motion Docket No. 1044-014 (May 26, 2017).). An ID granting Complainants' motion was

^{13, 2017).).}

³ On June 14, 2017, Complainants filed a motion for leave to file a third Amended Complaint ("Third Amended Complaint") to add MStar Semiconductor, Inc. ("MStar"), a wholly-owned subsidiary of MediaTek Inc., as a respondent. (Motion Docket No. 1044-018 (June 14, 2017).). On November 8, 2017, Complainants filed a notice withdrawing their Third Amended Complaint. (Doc. ID No. 628359 (Nov. 8, 2017).). On July 19, 2017, Complainants filed a motion for leave to file a fourth Amended Complaint ("Fourth Amended Complaint") to assert the '454 and '846 patents against Respondent VIZIO. (Motion Docket No. 1044-025 (July 19, 2017).). Complainants' motion for leave to file a Fourth Amended Complaint was denied. (Order No. 32 (Aug. 11, 2017).).

issued. (Order No. 27 (July 25, 2017).). The Commission determined not to review the ID. (Doc. ID No. 619582 (Aug. 10, 2017).).

On August 15, 2017, an ID issued granting Complainants' first partial termination of this Investigation against Respondents with respect to claims 4-6 of the '133 patent. (Order No. 33 (Aug. 15, 2017).). The Commission determined not to review the ID. (Doc. ID No. 622045 (Sept. 5, 2017).). On October 5, 2017, an ID issued granting Complainants' second partial termination of this Investigation against Respondents with respect to claims 9, 10, 11, and 12 of the '133 patent. (Order No. 43 (Oct. 5, 2017).). On October 31, 2017, an ID was issued granting Complainants' third partial termination of this Investigation against Respondents as to the '454 and '846 patents, claims 2, 7, 8, 13, and 40 of the '506 patent, and claims 6, 7, and 9 of the '846 patent. (Order No. 53 (Oct. 31, 2016).). The Commission determined not to review the ID that issued on October 31, 2017. (Doc. ID No. 630055 (Nov. 28, 2017).).

Following the termination of the '454 and '846 patents and certain claims of the '506 and '133 patents, the Asserted Patents and claims remaining that are the subject of this decision are claims 1-5 and 8 of the '506 patent and claims 1 and 3 of the '133 patent.

On August 8, 2017, a *Markman* hearing and a technical tutorial were held. (Doc. ID Nos. 619465, 619466 (Aug. 9, 2017).).

On November 8, 2017, a telephonic conference with regard to claim construction was held ("Claim Construction Teleconference"). During the Claim Construction Teleconference, rulings issued with respect to the level of ordinary skill in the art and the constructions of the disputed claim terms. (*See Markman* Order Tr.).

Complainants filed five (5) motions in limine ("MIL"). (Motion Docket Nos. 1044-047

(Oct. 19, 2017), 1044-054 (Nov. 3, 2017), 1044-055 (Nov. 3, 2017), 1044-056 (Nov. 3, 2017), ⁴ 1044-057 (Nov. 3, 2017).). Respondents filed four (4) MILs and two (2) high-priority objections ("HPO"). (Motion Docket Nos. 1044-050 (Oct. 25, 2017), 1044-058 (Nov. 3, 2017), 1044-059 (Nov. 3, 2017), 1044-060 (Nov. 3, 2017); Doc. ID No. 627936 (Nov. 3, 2017).). ⁵

On November 20, 2017, during a telephonic pre-hearing conference ("Pre-Hearing Teleconference"), the following rulings with respect to the Parties' MILs and HPOs were issued. The Parties' MILs and HPOs, and the rulings on these motions/objections, are summarized in Chart Nos. 2 and 3 below.

Chart No. 2: Complainants' MILs

MIL No.	Issue	Ruling
MIL No. 1	Motion to strike portions of Dr. Anselmo Lastra's Expert Report and to preclude testimony at the evidentiary hearing concerning certain late-disclosed non-infringement contentions (Motion Docket No. 1044-047)	Denied, without prejudice. (Pre-Hearing Tr. at 13:3-5.).
MIL No. 2	Motion to preclude late-disclosed and unreliable expert opinion regarding inherency (Motion Docket No. 1044-055)	Granted. (<i>Id.</i> at 19:9-19.).
MIL No. 3	Motion to preclude testimony on improperly	Denied, without

⁴ Complainants withdrew their MIL No. 4. (See Doc. ID No. 628644 (Nov. 13, 2017); Pre-Hearing Tr. at 27:22–28:7.).

⁵ Respondents withdrew their HPO No. 1. (*See* Doc. ID No. 628661 (Nov. 13, 2017); Pre-Hearing Tr. at 47:22–48:7.).

⁶ When he testified during the evidentiary hearing on November 29, 2017, Dr. Anselmo Lastra was a Professor Emertius at the University of North Carolina, Chapel Hill, in the Department of Computer Science. (RPSt. at 2; *id.* at Ex. 1; Tr. (Lastra) at 704:10-14.). Respondents identified Dr. Lastra as an expert to provide testimony with regard to: (1) the state of the art; (2) claim construction; (3) non-infringement of the asserted claims of the '506 and '133 patents; and (4) rebuttal to any issues and evidence presented by Complainants. (RPSt. at 2.).

MIL No.	Issue	Ruling
	withheld source code (Motion Docket No. 1044-054)	prejudice. (<i>Id.</i> at 27:20-21.).
MIL No. 5	Motion to preclude testimony elaborating on claim terms not timely construed by Respondents (Motion Docket No. 1044-057)	Denied. (<i>Id.</i> at 31:20–32:4.).

Chart No. 3: Respondents' MILs and HPOs

MIL No./HPO No.	Issue	Ruling
MIL No. 1	Motion to strike portions of Dr. Glenn Reinman's Expert Report and to preclude testimony at the evidentiary hearing concerning the same (Motion Docket No. 1044-050)	Denied. (Pre-Hearing Tr. at 34:18–35:1.).
MIL No. 2	Motion to preclude Dr. Reinman's claim construction opinions with respect to disputed terms and Complainants' reliance on the same (Motion Docket No. 1044-059)	Granted. (<i>Id.</i> at 41:19-25.).
MIL No. 3	Motion to preclude certain theories, opinions, and evidence regarding any purported "ALU" and/or "ALU/Memory Pair" in the accused products (Motion Docket No. 1044-060)	Denied, without prejudice. (<i>Id.</i> at 44:18-23.).
MIL No. 4	Motion to preclude Complainants from presenting untimely theories, opinion, and evidence not	Denied. (Id. at

⁷ When he testified during the evidentiary hearing on November 24, 2017, November 28, 2017, and December 1, 2017, Dr. Glenn Reinman was a Professor in the Department of Computer Science and Graduate Vice Chair at the University of California, Los Angeles. (CPSt. at Ex. 1.). Complainants identified Dr. Reinman as an expert to provide testimony with respect to: (1) the technical background of the Asserted Patents and Accused Products; (2) characteristics of a person of ordinary skill in the art; (3) claim construction; (4) infringement of the Asserted Patents; (5) the domestic industry technical prong as to the practice of the Asserted Patents by Complainants' DI Products; and (6) rebuttal of any testimony of Respondents' experts or facts witnesses within his areas of expertise. (*Id.* at 3.).

⁸ "ALU" is an acronym for "arithmetic logic unit." (Tr. (Reinman) at 290:10-14; Tr. (Lastra) at 773:3–775:11.). The ALU performs arithmetic and logical operations. (Tr. (Reinman) at 290:10-14; Tr. (Lastra) at 773:3–775:11.).

MIL No./HPO No.	Issue	Ruling
	disclosed in their infringement contentions (Motion Docket No. 1044-058)	47:12-13.).
HPO No. 2	Objection to Complainants' use of Complainants' Exhibit No. CX-04208SC with Dr. Reinman (id.)	Granted in-part. (<i>Id.</i> at 56:13-22.).

(Id.).

The evidentiary hearing was held from November 27, 2017 through December 1, 2017. Complainants alleged that Respondents have infringed the Asserted Patents and claims identified in Chart No. 4, below, which were the focus of testimony during the evidentiary hearing.

Chart No. 4: Patents and Claims at Issue

U.S. Patent No.	Claims Asserted ⁹
7,633,506	1, 2-5, and 8
7,796,133	1 and 3

On December 4, 2017, a notice addressing post-hearing briefs and motions ("Post-Hearing Notice") issued. (Doc. ID No. 630562 (Dec. 4, 2017).). The Post-Hearing Notice instructed the Parties to file, *inter alia*, any post-hearing motions by December 22, 2017. (*Id*.; Order No. 24 (July 17, 2017).).

On December 22, 2017, Complainants filed three (3) motions to strike. (Motion Docket Nos. 1044-066 (Dec. 22, 2017), 1044-068 (Dec. 22, 2017), 1044-069 (Dec. 22, 2017).). On the same day, Respondents filed two (2) motions to strike. (Motion Docket Nos. 1044-070 (Dec. 22, 2017), 1044-071 (Dec. 22, 2017).). The Parties' motions to strike, and the rulings on these

⁹ Bolded patent claim numbers indicate independent claims.

motions, are summarized in Chart Nos. 5 and 6 below.

Chart No. 5: Complainants' Motions to Strike

Motion Docket No.	Issue	Ruling
1044-066	Motion to strike portions of the hearing testimony of Dr. Anselmo Lastra as outside the scope of his expert report and Respondents' Pre-Hearing Brief	Denied. (Order No. 62 at 2-6 (Apr. 12, 2018).).
1044-068	Motion to strike portions of hearing testimony of Mr. Guy Larri ¹⁰ consisting of improper expert testimony by a lay witness	Denied. (<i>Id.</i> at 6-10.).
1044-069	Motion to strike portions of the hearing testimony of Dr. Stephen Edwards ¹¹ as outside the scope of his expert report and Respondents' Pre-Hearing Brief	Denied. (<i>Id.</i> at 10-12.).

Chart No. 6: Respondents' Motions to Strike

Motion Docket No.	Issue	Ruling
1044-070	Motion to strike testimony of Glenn Reinman and	Denied. (Order No. 62 at 12-13 (Apr. 12,

Respondents identified Mr. Larri as a fact witness to provide testimony with regard to the structure, function and operation of the included in certain of Respondents' Accused Products, and rebuttal to any issues and evidence that Complainants present. (RPSt. at 2.).

¹¹ When he testified during the evidentiary hearing on November 30, 2017 and December 1, 2017, Dr. Stephen Edwards was an Associate Professor at Columbia University, in the Department of Computer Science. (RPSt. at Ex. 2; Tr. (Edwards) at 937:10-15.). Respondents identified Dr. Edwards as an expert to provide testimony on: (1) the state of the art; (2) claim construction; (3) invalidity of the '506 and '133 patents; and (4) rebuttal to issues and evidence presented by Complainants. (*Id.* at 3.).

Motion Docket No.	Issue	Ruling
	related exhibits	2018).).
1044-071	Motion to strike portions of the testimony of Dr. Andrew Wolfe ¹²	Denied. (<i>Id.</i> at 13-16.).

B. The Parties.

1. Complainants Advanced Micro Devices, Inc. and ATI Technologies ULC ("Complainants" or "AMD")

Complainant Advanced Micro Devices, Inc. is a Delaware corporation with its principal place of business at One AMD Place, Sunnyvale, California 94085. (Compl. at ¶ 9.). ATI Technologies ULC is incorporated in Canada and has its principal place of business at 1 Commerce Valley Drive East, Markham, Ontario L3T 7X6, Canada. (*Id.*). ATI Technologies ULC is a wholly-owned subsidiary of Advanced Micro Devices, Inc. ¹³ (*Id.*). ATI Technologies ULC is the sole owner by assignment of all right, title, and interest in each Asserted Patent. (*Id.*, Ex. 1 at ¶ 4-5; *see also id.* at Exs. 7, 10, 12-13, 16-18.).

AMD is an American multinational semiconductor company that develops and manufactures graphic systems. (*Id.* at ¶ 2.). AMD's semiconductor technology powers intelligent devices, such as personal computers, game consoles, and cloud servers. (*Id.* at ¶ 4.). AMD's technology is also featured inside gaming consoles and laptop computers, including the

¹² When he testified during the evidentiary hearing on December 1, 2017, Dr. Andrew Wolfe was a consultant of Wolfe Consulting and a lecturer at Santa Clara University. (CPSt. at Ex. 2.). Complainants identified Dr. Wolfe as an expert to provide testimony with respect to: (1) the technical background of the Asserted Patents and Accused Products; (2) characteristics of a person of ordinary skill in the art; (3) claim construction; (4) prior art; (5) validity of the Asserted Patents; and (6) rebuttal testimony of Respondents' experts or fact witnesses on matters within his areas of expertise. (*Id.* at 3.).

¹³ Advanced Micro Devices, Inc. acquired ATI Technologies ULC in 2006. (Compl. at ¶ 2.).

Microsoft Xbox One, Sony PlayStation, and Apple MacBook Pro. (*Id.*). Additionally, AMD's technology is used to deliver rich interfaces and photorealistic graphics to consumer products such as smartphones, tablets, televisions, and wearable devices. (*Id.*).

2. Respondent VIZIO, Inc. ("Respondent VIZIO")

Respondent VIZIO, Inc. is a California corporation with a principal place of business at 39 Tesla, Irvine, California 92618. (VIZIO Resp. at ¶ 14.). VIZIO, Inc. markets and sells high-definition televisions ("HDTVs"), sound bars and speakers, and accessories. (RBr. at 10.).

3. Respondents MediaTek Inc. and MediaTek U.S.A. Inc. ("Respondent MediaTek")

Respondent MediaTek Inc. is a Taiwanese company and maintains its principal place of business at No. 1, Dusing Road 1, Hsinchu Science Park, Hsinchu City 30078, Taiwan.

(MediaTek Resp. at ¶ 15.). MediaTek's business includes designing, developing, and selling system-on-chip ("SoC")¹⁴ products that are and utilized in smartphones, tablets, and televisions. (RBr. at 10.).

Respondent MediaTek U.S.A. Inc. is a wholly-owned subsidiary of MediaTek Inc. (MediaTek Resp. at ¶ 17.). MediaTek U.S.A. Inc. is a Delaware corporation and maintains its principal place of business at 2860 Junction Avenue, San Jose, California 95134. (*Id.*). MediaTek U.S.A. Inc. engages in research and development ("R&D") in the U.S. relating to certain technology. (*Id.*; see also RBr. at 10.).

4. Respondent Sigma Designs, Inc. ("Respondent SDI")

Respondent Sigma Designs, Inc. is a domestic corporation with its principal place of

¹⁴ An SoC, or a "system on chip[,] is a variety of components that are integrated onto a single integrated circuit, single piece of silicon, and they have functionality that may be in different processing areas." (Tr. (Reinman) at 161:5-9.).

business at 47467 Fremont Boulevard, Fremont, California 94538. (SDI Resp. at ¶ 18.). Sigma Designs, Inc.'s business includes designing and developing SoC products that are and utilized in televisions. (RBr. at 10 see also SDI Resp. at ¶ 19.).

III. JURISDICTION, IMPORTATION, AND STANDING

A. The Commission Has Jurisdiction

To have the authority to decide a case, a court or agency must have both subject matter jurisdiction and jurisdiction over either the parties or the property involved. *See Certain Steel Rod Treating Apparatus and Components Thereof*, Inv. No. 337-TA-97, Comm'n Opinion, 215 U.S.P.Q. 229, 231 (U.S.I.T.C. 1981). For the reasons discussed below, the facts support a finding that the Commission has jurisdiction over this Investigation.

1. Subject Matter Jurisdiction

The Commission has subject matter jurisdiction over this Investigation because Complainants alleged that Respondents have violated 19 U.S.C. §1337(a)(1)(B). See Amgen v. U. S. Int'l Trade Comm'n, 902 F.2d 1532, 1536 (Fed. Cir. 1990). Respondents have not contested that the Commission has subject matter jurisdiction. (RPBr. at 9; RBr. at 18; SBr. at 13.).

2. Personal Jurisdiction

Respondents have appeared and responded to the Complaint and NOI, and participated in discovery and the evidentiary hearing. Thus, the Commission has personal jurisdiction over these Respondents. *See, e.g., Certain Windshield Wiper Devices and Components Thereof* ("Wiper Devices"), Inv. No. 337-TA-881, ID at 5 (May 8, 2014) (unreviewed in relevant-part) (Doc. ID No. 534255).

3. In Rem Jurisdiction

Section 337(a)(1)(B) applies to the "[t]he importation into the United States, the sale for importation, or the sale within the United States after importation" of articles that infringe a valid and enforceable United States patent." 19 U.S.C. § 1337(a)(1)(B). A single instance of importation is sufficient to satisfy the importation requirement of Section 337. *Certain Optical Disc Drives, Components Thereof, and Prods. Containing the Same*, Inv. No. 337-TA-897, Order No. 101 at 3 (Sept. 22, 2014) (citations omitted) (EDIS Doc. 543438).

Respondent VIZIO did not dispute that the Accused VIZIO Products are

. (JX-0010C

(Importation and Inventory Stip.) at ¶¶ 3, 6; RPBr. at 9.). Respondent VIZIO stipulated that:

(Id at ¶ 2)

. (JX-0010C.0020¹⁶ at ¶¶ 2-3, 5-6; CX-3752C.0099 (VIZIO


The Accused VIZIO Products include


(CX-3752C (VIZIO Resp. to AMD Interrog. No. 2) at 57-71

; CX-3848C (MediaTek Resp. to AMD Interrog. No. 2) at 12-14

; CX-3872C (SDI Resp. to AMD Interrog. No. 2) at 11-13

¹⁶ The stipulation identifies





Thus, evidence presented in this Investigation establishes that the Commission has *in rem* jurisdiction over the Accused VIZIO, MediaTek, and SDI Products. *See, e.g., Wiper Devices*, Inv. No. 337-TA-881, Inv. No. 337-TA-881, Initial Determination at 5 (*in rem* jurisdiction exists when importation requirement is satisfied).

B. Complainants Have Standing in the Commission

Jurisdiction also requires standing. *See SiRF Technology, Inc. v. Int'l Trade Comm'n*, 601 F.3d 1319, 1326 (Fed. Cir. 2016) (standing to bring an infringement suit is the same under

Commission Rules as it would be in a Federal District Court case); Certain Optical Disc Drives, Components Thereof and Prods. Containing Same, Inv. No. 337-TA897, Opinion Remanding the Investigation at 4 (Jan. 7, 2015). Commission Rule 210.12 requires that intellectual-property based complaints filed by a private complainant "include a showing that at least one complainant is the exclusive license of the subject intellectual property." 19 C.F.R. § 210.12(a)(7).

Complainants have standing to bring suit for infringement under Section 337 because ATI Technologies ULC is the owner of the Asserted Patents. (Compl., Ex. 1 at $\P\P$ 4-5; see also id. at Exs. 7, 10, 12-13, 16-18.).


Moreover, because Respondents have not contested Complainants' standing, Respondent MediaTek's Eleventh Affirmative Defense and Respondent SDI's Eleventh Affirmative Defense for lack of standing are deemed by this decision to be waived and abandoned pursuant to Ground Rules 7.2 and 10.1.

IV. THE ASSERTED PATENTS

A. Overview of the Technology

This Investigation generally concerns graphics processing unit circuitry used to convert three-dimensional objects into an image for display on a two-dimensional screen. (Tr. (Reinman) at 158:17–159:11.).

Figure No. 1: Three-Dimensional Objects Displayed on a Two-Dimensional Screen



(CDX.0100C.0004.).


Rendering interactive three-dimensional images onto the two-dimensional screen of a computer or mobile device requires intensive processing capabilities performed by specialized chips called graphics processing units ("GPUs"). (JX-0001 at 2:14-19; *see also Markman* Tutorial Tr. (Wolfe) at 12:20–14:25 ("the graphics processing unit does all of the mathematical calculations that are involved in creating this 3D world and allow to you [sic] visualize this 3D world"); *Markman* Tutorial Tr. (Lastra) at 27:6–28:19; CX-3891C (Reinman Expert Report) at ¶ 38 ("Graphics processing is a difficult problem because it combines a dramatic need for computation that is both fast and flexible. Computers and mobile devices are interactive, requiring the display of dynamically generated scenes.").).

Inside the GPU, the data that is ultimately displayed on a monitor or screen progresses through a "graphics pipeline," which is comprised of a number of processing stages. (*Markman* Tutorial Tr. (Reinman) at 15:1-9 ("Now, we traditionally call the process of creating 3D graphics a graphics pipeline. And the idea is that you start with this general mathematical description of

the world, and you push it through a number of stages to try to get a picture out the other end."); *Markman* Tutorial Tr. (Lastra) at 28:23–29:9 ("[L]et me digress a little bit and tell you why we call it a graphics pipeline. It's because things flow through. It's really more like an assembly line where at each of those boxes, each of these stages, a different job is being done, the same as these workers are doing different things."). The point of the graphics pipeline is to process information at one stage and move it along to the next stage. (Tr. (Wolfe) at 1389:20-25; Tr. (Reinman) at 165:10-15.).

A rudimentary graphics pipeline ("Pipeline") involves the following stages: (1) vertex processing; (2) primitive assembly; (3) rasterization; (4) pixel processing, which includes the application of color and texture; and (5) storing the image in a frame buffer. (*Markman* Tutorial Tr. (Wolfe) at 15:10–20:1; *Markman* Tutorial Tr. (Lastra) at 29:10–32:32.).


Figure No. 2: Graphics Pipeline



(CDX-0100C.0007.).

As shown above, the Pipeline generally starts with the vertex processing step. (*Markman* Tutorial Tr. (Wolfe) at 15:10-16; CDX-0100C.8; *Markman* Tutorial Tr. (Lastra) at 29:10-19.). A vertex is a point in a coordinate space that is used to define the shape of an object. (*Markman* Tutorial Tr. (Wolfe) at 15:10-12; Tr. (Reinman) at 165:23–166:2; CX-3891C at ¶ 40.).

Figure No. 3: Illustration of a Shape's Vertices




(CDX-0100C.0008.).

These vertices processed during the vertex processing step can be manipulated depending on the type of lighting and the position/orientation of the viewpoint in order to integrate the object into a given scene. (Tr. (Reinman) at 166:4-11; *Markman* Tutorial Tr. (Wolfe) at 15:10–16:10; *Markman* Tutorial Tr. (Lastra) at 29:10-19; CX-3891C at ¶ 40.).

In the primitive assembly step, the vertices are assigned to "primitives" or "simple shapes," which can be in the form of points, lines, or triangles, as seen below. (*Markman* Tutorial Tr. (Wolfe) at 16:11-20; *Markman* Tutorial Tr. (Lastra) at 29:24–30:2; Tr. (Reinman) at 166:12-25; CMX-0001 (Wolfe Decl.) at ¶ 22.). For example, in the figure below, a three-dimensional character has been rendered as a collection of triangular primitives.

Figure No. 4: Primitives



(Comp'ls Claim Br. at 10.).

For triangular primitives, which are common, each triangular primitive is defined by the positions of its three (3) corner points, i.e., its vertices. (CMX-0001 at ¶ 23; Tr. (Reinman) at 166:17-23.).


Figure No. 5: Illustration of a Shape's Primitives

(CDX-0100C.0009.).

After a three-dimensional object is rendered as a group of primitives, during rasterization, the vertices of each primitive is converted from three-dimensional coordinates to two-dimensional coordinates, and each primitive is rendered as a two-dimensional collection of dots called "pixels." (CMX-0001 at ¶¶ 23-24; *Markman* Tutorial Tr. (Wolfe) at 16:21–17:14; Tr. (Reinman) at 167:4-20.).

The graphics processor uses the two-dimensional vertices coordinates to determine which pixels fill a particular primitive. (CXM-0001 at \P 24.). In the illustration below, the pixels that fill the primitive defined by the x-y coordinates are depicted as blue dots.

Figure No. 6: Rasterization




(Comp'ls Claim Br. at 11 (citing CXM-0001 at ¶ 25).).

Once the positions of the pixels are established, they undergo a series of pixel processing steps that involve color and texture operations. (CXM-0001 at ¶ 25; Tr. (Reinman) at 169:1-10; *Markman* Tutorial Tr. (Wolfe) at 17:15–19:20; Tr. (Lastra) at 31:5–33:14; JX-0001 at 1:43-46; JX-0003 at 1:27-29.).

Color operations include assigning each pixel a base color. (CXM-0001 at ¶ 25; *Markman* Tutorial Tr. (Wolfe) at 17:15–19:20.). Additional operations such as lighting and blending may also be performed. (CXM-0001 at ¶ 25; *Markman* Tutorial Tr. (Wolfe) at 17:15–18:1.).

Figure No. 7: Blending




(Comp'ls Claim Br. at 11 (citing CXM-0001 at ¶ 26).).

Texture operations further refine a pixel's color attribute by wrapping predetermined

patterns onto the pixel. (Tr. (Reinman) at 169:19–171:6; Tr. (Wolfe) at 1371:24–1372:7.). Texture operations modify the base color so that the final image appears more realistic, for example, by making the surface of an object appear "bumpy." *Markman* Tutorial Tr. (Wolfe) at 17:18-24, 18:4-25; JX-0003 at 2:20-42.).


Figure No. 8: Texturing



(CDX-0001.11)

In another example below, a "brick wall" texture is applied to the primitives in a perspective-correct view.

Figure No. 9: Texturing



(CDX-0100C.0013; Tr. (Reinman) at 170:12-171:3.).

Texture mapping refers to a texture operation in which the texture coordinates ¹⁷ of the predetermined pattern that are to be applied to a pixel are determined and retrieved. (Tr. (Reinman) at 171:21–172:10 ("[I]n the focus of texturing, [the rasterizer is] generating texture coordinates for those incoming pixels. Now, those texture coordinates are what part of the wallpaper do we want to grab, right. So we go to the texture mapping portion, which is in pink. And the texture unit will take those coordinates and say okay, this is a piece of wallpaper you want. Think of it, you're going to the wallpaper store, you're going to grab a piece of the wallpaper and you're going to put it on a particular location of your primitive. That retrieval is what is texture mapping. You have a coordinate, and you use that to go off to memory and grab data."); CDX-0100C.0013; Tr. (Wolfe) at 1369:12–1370:11, 1372:8-14 ("Texture mapping is simply the process of figuring out which part of a texture corresponds to which pixel we see on the screen. So it's just — it's this wrapping of textures around objects. It's figuring out what part of the texture we want to see at each spot on the screen.").).

Texture coordinate shading is a more complex texture operation than texture mapping. (Tr. (Reinman) at 172:8-14; CDX-0100C.0015; see also Tr. (Wolfe) at 1372:15–1373:2 (texture mapping versus texture coordinate shading). Texture coordinate shading involves modifying texture coordinates after they are generated. (Tr. (Wolfe) at 1377:15–1378:7 (defining texture coordinate shading and providing examples of effects achieved with texture coordinate shading); Tr. (Reinman) at 172:11–173:11 ("But now that we have those texture coordinates per pixel, we can then go into texture coordinate shading at the unified shader and we can refine them, modify

¹⁷ Texture coordinates define the location in a texture map from which texture data can be retrieved for a rasterized pixel during texture mapping. (Tr. (Reinman) at 171:7–172:10; CDX-0100.14.). The rasterizer generates/produces the texture coordinates in the first instance. (Tr. (Reinman) at 172:15–174:7; JX-0001.0021 at 6:38-40; CDX-0100.15, 16; Tr. (Lastra) at 1369:17-20.).

them. There can be arithmetic operations like the one I show on the bottom here, U, which is a coordinate, plus .5, sort of scaling or biasing the particular coordinate. Then what we have at the end of whatever amount of processing is required is a shaded texture coordinate. And that shaded texture coordinate is an input to the texture unit, which would then retrieve that particular portion from texture memory and again we have texture data."), 444:11-20; *see also* JX-0001.002 at 6:43-49 ("A unified shader 570 works in conjunction with the texture unit 585 and applies a programmed sequence of instructions to the rasterized values. These instructions may involve simple mathematical functions (add, multiply, etc.) and may also involve requests to the texture unit. A unified shader reads in rasterized texture addresses and colors, and applies a programmed sequence of instructions.").). An example of texture coordinate shading is the depiction of reflections in irregular objects, such as reflections in a pond in which the water is moving and the reflected texture changes over time. (Tr. (Wolfe) at 1377:15–1378:7.).

B. U.S. Patent No. 7,633,506 ("the '506 Patent")

1. Overview of the '506 Patent

The '506 patent, titled "Parallel Pipeline Graphics System," was filed on November 26, 2003, as U.S. Patent Application Serial No. 10/724,384 ("the '384 application"). (JX-0001 at (21), (22), (54).). The '384 application issued as the '506 patent on December 15, 2009, and names Mark M. Leather and Eric Demers as the inventors. (*Id.* at (10), (45), (75).). The '506 patent claims priority to U.S. Provisional Application Serial No. 60/429,976, filed on November 27, 2002. (*Id.* at (60).). ATI Technologies ULC is the assignee of the '133 patent. (CX-0438; *see also* JX-0001 at (73).).

The '506 patent discloses graphics processing architecture that enables graphics data to be rendered to a larger size frame buffer. (Compl. at ¶ 31.). In some embodiments, the graphics

processing architecture includes multiple parallel graphics "pipelines." (*Id.*). Moreover, each pipeline can feature a special circuit that is programmable to perform texture shading in addition to color shading operations. (*Id.*). Based on the innovations disclosed by the '506 patent, modern graphics processors are able to deliver higher-quality realism of three-dimensional graphics. (*Id.*).

2. Asserted Claims of the '506 Patent

Remaining asserted claims 1-5 and 8 of the '506 patent are recited below. 18 They are product claims directed to graphic chips.

- 1. A graphics chip comprising: a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry; a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer; wherein said back-end in the graphics chip comprises multiple parallel pipelines; wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading..
- 2. The graphics chip of claim 1 wherein each of said parallel pipelines further comprises: a FIFO unit for load balancing said each of said pipelines.
- 3. The graphics chip of claim 1 wherein each of said parallel pipelines further comprises: a z buffer logic unit; and a color buffer logic unit.
- 4. The graphics chip of claim 3 wherein said z buffer logic unit interfaces with said scan converter through a hierarchical Z interface and an early Z interface.
- 5. The graphics chip of claim 3 wherein said z buffer logic unit interfaces with said unified shader through a late Z interface.
- 8. The graphics chip of claim 1 wherein the unified shader is operative to operative to apply a programmed sequence of instructions to rasterized values and is operative to loop back to process operations for color shading

¹⁸ Bolded patent claim numbers indicate independent claims.

and/or texture address shading.

(*Id.* at 14:30-56, 14:66–15:3.).

C. U.S. Patent No. 7,796,133 ("the '133 Patent")

1. Overview of the '133 Patent

The '133 patent, titled "Unified Shader," was filed on December 8, 2003, as U.S. Patent Application Serial No. 10/730,965 ("the '965 application"). (JX-0003 at (21), (22), (54).). The '965 application issued as the '133 patent on September 14, 2010, and like the '506 patent, names Mark M. Leather and Eric Demers as the inventors. (*Id.* at (10), (45), (75).). The '965 application is a continuation of U.S. Patent Application Serial No. 10/716,946 ("the '946 application"), ¹⁹ filed November 18, 2003, now abandoned, which claims priority to U.S. Provisional Application Serial No. 60/427,338, filed on November 18, 2002. (*Id.* at (60), (63).). ATI Technologies ULC is the assignee of the '133 patent. (CX-0440; *see also* JX-0003 at (73).).

The '133 patent relates generally to specialized texture processing circuitry that is employed by GPUs. (Compl. at ¶ 39.). As discussed in Section IV.A above, texture processing is a technology that is used, for example, to allow a 2-D image of a brick wall to be mapped to a 3-D wall object in a perspective-correct way. (See Figure No. 9, supra.).

The '133 patent provides a specialized circuit that is capable of performing both texture and color operations. (Id. at ¶ 41.). The claimed circuit architecture employs a combination of fixed-function and programmable circuitry stages for texture and color operations. (Id.). In some embodiments, any operation, be it for color shading or texture shading, may loop back and be combined with any other operation. (Id.). As a result, the '133 patent simplifies the

¹⁹ The '703 application issued as the '564 patent, which Complainants terminated from this Investigation. (*See* Order No. 50 (Aug. 25, 2017).).

complexity of programming for two separate conventional fixed-function circuits with different levels of precision. (*Id.*). In addition, the '133 patent provides improved utilization of graphics circuitry, which enables system manufacturers to build more power-efficient graphics circuitry. (*Id.*).

2. Asserted Claims of the '133 Patent

Remaining asserted claims 1 and 3 of the '133 patent are recited below.²⁰ They are product claims directed to unified shaders.

- 1. A unified shader comprising: an input interface for receiving a packet from a rasterizer; a shading processing mechanism configured to produce a resultant value from said packet by performing one or more shading operations, wherein said shading operations comprise both texture operations and color operations and comprising at least one ALU/memory pair operative to perform both texture operations and color operations wherein texture operations comprise at least one of: issuing a texture request to a texture unit and writing received texture values to the memory and wherein the at least one ALU is operative to read from and write to the memory to perform both texture and color operations; and an output interface configured to send said resultant value to a frame buffer.
- 3. The shader of claim 1 wherein said output interface sends said value to said frame buffer using a valid-ready protocol.

(JX-0003 at 11:49-64, 12:1-3.).


V. THE PRODUCTS AT ISSUE.


A. Respondents' Accused Products

The Accused Products in this Investigation incorporate

	. The	Accused	l "Single	pipe" Pr	oducts ("Ac	ecused S	inglep	ipe
Products") incorporate								· · · · · · · · · · · · · · · · · · ·

²⁰ Bolded patent claim numbers indicate independent claims.





Complainants' list of accused products distinguishes between the Accused Singlepipe Products and the Accused Multipipe Products. (CPBr. at App. A.). Complainants alleged that the Accused Singlepipe Products infringe claims 1 and 3 of the '133 patent, and that the Accused Multipipe Products infringe all of the asserted patent claims.

1. Respondent VIZIO's Accused Products

Chart No. 7: Accused VIZIO Singlepipe Products

Accused VIZIO Singlepipe Product	Integrated Circuit	Graphics Processor Model
	MT:	
		PER NORTH

(CPBr. at App. A.).

Chart No. 8: Accused VIZIO Multipipe Products

Accused VIZIO Multipipe Product	Integrated Circuit	Graphics Processor Model

⁽Reinman) at 194:11-12.).



Accused VIZIO Multipipe Product	Integrated Circuit	Graphics Processor Model

2. Respondent MediaTek's Accused Products

Chart No. 9: Accused MediaTek Singlepipe Product

Accused MediaTek Singlepipe Product	Graphics Processor Model	

Chart No. 10: Accused MediaTek Multipipe Products

Accused MediaTek Multipipe Product	Graphics Processor Model

3. Respondent SDI's Accused Products

Chart No. 11: SDI Accused Multipipe Products

Accused SDI Multipipe Product	GPU
	<u>Lara Francisco</u>
2.000	
Entrantis A substitution of the substitution o	
FOR CONTRACTOR	

Accused SDI Multipipe Product	GPU
	E. 28
<u></u>	

Complainants' DI Products

1.1

Complainants asserted, and Respondents did not dispute, that Complainants meet the technical prong of the domestic industry requirement. (JX-0009C (DI Stip.) at ¶¶ 2, 4, 6.). The DI Products use Complainants' GFX 8, GFX 8.1, GFX 9 GPUs. (CBr. at 10.). The DI Products consist of Complainants' "Single Shader" Products, ²² which incorporate a single shader engine, and Complainants' "Multi Shader" Products, ²³ which incorporate multiple shader engines. (Tr. (Reinman) at 310:20–312:20; CX-1091C.).

 $^{^{22}}$ The following are the Single Shader Products: Bristol Ridge, Carrizo, Iceland, Stoney Ridge, and Raven Ridge.

²³ The following are the Multi Shader Products: Polaris 10, Polaris 11, Polaris 12, Polaris 22, Tonga, Vega 10, Vega 12, and Vega 20.

Set forth below are the DI Products and the claims practiced by each product.

Chart No. 12: DI Products and Claims Practiced

DI Products	'506 Patent Claims Practiced	'133 Patent Claims Practiced
Bristol Ridge	1, 8, 9	1, 3, 8, 40
Carrizo	1, 8, 9	1, 3, 8, 40
Fiji	1-9	1, 3, 8, 40
Iceland	1, 8, 9	1, 3, 8, 40
Polaris 10	1-9	1, 3, 8, 40
Polaris 11	1-9	1, 3, 8, 40
Polaris 12	1-9	1, 3, 8, 40
Polaris 22	1-9	1, 3, 8, 40
Tonga	1-9	1, 3, 8, 40
Stoney Ridge	1, 8, 9	1, 3, 8, 40
Raven Ridge	1, 8, 9	1, 3, 8, 40
Vega 10	1-9	1, 3, 8, 40
Vega 12	1-9	1, 3, 8, 40
Vega 20	1-9	1, 3, 8, 40

(JX-0009C at 2 (Table 1).).

Respondents stipulated that each of Complainants' DI Products listed in the chart above practice the corresponding patent claims from the asserted patent. (Id. at \P 4.).

VI. THE ASSERTED PATENTS

A. Level of Ordinary Skill in the Art

1. Relevant Law

The relevant time for assessing the level of ordinary skill in the art is the effective filing date of the patent. *Phillips v, AWH Corp.*, 415 F.3d 1303, 1313 (Fed. Cir. 2005) (en banc) ("We have made clear, moreover, that the ordinary and customary meaning of a claim term is the

meaning that the term would have to a person of ordinary skill in the art in question at the time of the invention, i.e., as of the effective filing date of the patent application.")

Factors to consider in determining the level of ordinary skill in the art include: (1) the educational level of the inventor; (2) the type of problems encountered in the art; (3) the prior art solutions to those problems; (4) the rapidity with which innovations are made; (5) the sophistication of the technology; and (6) the educational level of active workers in the field. *See Envtl. Designs, Ltd. v. Union Oil Co. of Cal.*, 713 F.2d 693, 696 (Fed. Cir. 1983). "These factors are not exhaustive but are merely a guide to determining the level of ordinary skill in the art." *Daiichi Sankyo Co., Ltd. v. Apotex, Inc.*, 501 F.3d 1254, 1256 (Fed. Cir. 2007).

2. Definition of Person of Ordinary Skill in the Art

It was determined that a person of ordinary skill in the art, for the relevant timeframe of the Asserted Patents, would be one with a degree in electrical engineering, computer engineering, computer science, or a related field, and at least two (2) to four (4) years of experience working in computer graphics hardware, computer architecture, or related fields, or an equivalent combination of graduate education and/or work experience. (*Markman* Order Tr. at 11:23–12:10.).

B. Claim Construction²⁴

1. Relevant Law

Claim construction begins with the plain language of the claims themselves. Claims should be given their ordinary and customary meaning as understood by a person of ordinary skill in the art, viewing the claim terms in the context of the entire patent. *Phillips v. AWH*

²⁴ The claim constructions for the agreed upon and disputed claim terms are listed in Sections VII.C and VIII.B, *infra*.

Corp., 415 F.3d 1303, 1312-13 (Fed. Cir. 2005), cert. denied, 546 U.S. 1170 (2006). In some cases, the plain and ordinary meaning of the claim language is readily apparent and claim construction will involve little more that "the application of the widely accepted meaning of commonly understood words." *Id.* at 1314. In other cases, claim terms have a specialized meaning and it is necessary to determine what a person of ordinary skill in the art would have understood the disputed claim language to mean by analyzing "the words of the claims themselves, the remainder of the specification, the prosecution history, and extrinsic evidence concerning relevant scientific principles, as well as the meaning of technical terms, and the state of the art." *Id.* (quoting *Innova/Pure Water, Inc. v. Safari Water Filtration Sys., Inc.*, 381 F.3d 1111, 1116 (Fed. Cir. 2004)).

The claims themselves provide substantial guidance as to the meaning of disputed claim language. *Id.* "[T]he context in which a term is used in the asserted claim can be highly instructive." *Id.* Likewise, other claims of the patent at issue, "both asserted and unasserted, can also be valuable sources of enlightenment as to the meaning of a claim term." *Id.* (citation omitted).

With respect to claim preambles, a preamble may limit a claimed invention if it: (i) recites essential structure or steps; or (ii) is "necessary to give life, meaning, and vitality" to the claim. *Eaton Corp. v. Rockwell Int'l Corp.*, 323 F.3d 1332, 1339 (Fed. Cir. 2003) (citations omitted). The Federal Circuit has explained that a "claim preamble has the import that the claim as a whole suggests for it. In other words, when the claim drafter chooses to use both the preamble and the body to define the subject matter of the claimed invention, the invention so defined, and not some other, is the one the patent protects." *Id.* (quoting *Bell Commc'ns Research, Inc. v. Vitalink Commc'ns Corp.*, 55 F.3d 615, 620 (Fed. Cir. 1995)). When used in a

patent preamble, the term "comprising" is well understood to mean "including but not limited to," and thus, the claim is open-ended. *CIAS, Inc. v. Alliance Gaming Corp.*, 504 F.3d 1356, 1360 (Fed. Cir. 2007). The patent term "comprising" permits the inclusion of other unrecited steps, elements, or materials in addition to those elements or components specified in the claims. *Id.*

In cases where the meaning of a disputed claim term in the context of the patent's claims remains uncertain, the specification is the "single best guide to the meaning of a disputed term." *Phillips*, 415 F.3d at 1321. Moreover, "[t]he construction that stays true to the claim language and most naturally aligns with the patent's description of the invention will be, in the end, the correct construction." *Id.* at 1316. As a general rule, however, the particular examples or embodiments discussed in the specification are not to be read into the claims as limitations. *Id.* at 1323.

The prosecution history may also explain the meaning of claim language, although "it often lacks the clarity of the specification and thus is less useful for claim construction purposes." *Id.* at 1317. The prosecution history consists of the complete record of the patent examination proceedings before the U.S. Patent and Trademark Office ("PTO"), including cited prior art. *Id.* It may reveal "how the inventor understood the invention and whether the inventor limited the invention in the course of prosecution, making the claim scope narrower than it would otherwise be." *Id.*

If the intrinsic evidence is insufficient to establish the clear meaning of a claim, a court may resort to an examination of the extrinsic evidence.²⁵ Zodiac Pool Care, Inc. v. Hoffinger

²⁵ "In those cases where the public record unambiguously describes the scope of the patented invention,

Indus., Inc., 206 F.3d 1408, 1414 (Fed. Cir. 2000). Extrinsic evidence may shed light on the relevant art, and "consists of all evidence external to the patent and prosecution history, including expert and inventor testimony, dictionaries, and learned treatises." Phillips, 415 F.3d at 1317. In evaluating expert testimony, a court should disregard any expert testimony that is conclusory or "clearly at odds with the claim construction mandated by the claims themselves, the written description, and the prosecution history, in other words, with the written record of the patent." Id. at 1318. Expert testimony is only of assistance if, with respect to the disputed claim language, it identifies what the accepted meaning in the field would be to one skilled in the art. Symantec Corp. v. Comput. Assocs. Int'l, Inc., 522 F.3d 1279, 1289 n.3., 1290-91 (Fed. Cir. 2008). Testimony that recites how each expert would construe the term should be accorded little or no weight. Id. Extrinsic evidence is inherently "less reliable" than intrinsic evidence, and "is unlikely to result in a reliable interpretation of patent claim scope unless considered in the context of the intrinsic evidence." Phillips, 415 F.3d at 1318-19.

VII. U.S. PATENT NO. 7,663,506

A. Legal Standard: Direct Infringement

"Determination of infringement is a two-step process which consists of determining the scope of the asserted claim (claim construction) and then comparing the accused product . . . to the claim as construed." *Certain Sucralose, Sweeteners Containing Sucralose, and Related Intermediate Compounds Thereof,* Inv. No. 337-TA-604, Comm'n Opinion at 36 (U.S.I.T.C., April 28, 2009) (citing *Litton Sys., Inc. v. Honeywell, Inc.*, 140 F.3d 1449, 1454 (Fed. Cir. 1998)).

reliance on any extrinsic evidence is improper." Vitronics Corp. v. Conceptronic, Inc., 90 F.3d 1576, 1583 (Fed. Cir. 1996).

An accused device literally infringes a patent claim if it contains each limitation recited in the claim exactly. *Litton*, 140 F.3d at 1454. Each patent claim element or limitation is considered material and essential. *London v. Carson Pirie Scott & Co.*, 946 F.2d 1534, 1538 (Fed. Cir. 1991). In a Section 337 investigation, the complainant bears the burden of proving infringement of the asserted patent claims by a preponderance of the evidence. *Enercon GmbH v. Int'l Trade Comm'n*, 151 F.3d 1376, 1384 (Fed. Cir. 1998). If any claim limitation is absent, there is no literal infringement of that claim as a matter of law. *Bayer AG v. Elan Pharm*. *Research Corp.*, 212 F.3d 1241, 1247 (Fed. Cir. 2000).

B. Infringement Overview

Complainants alleged that the Accused Multipipe Products infringe claims 1-5 and 8 of the '506 patent ("the '506 Accused Multipipe Products"). (CPBr. at 18-26; CBr. at 26-66.). Complainants and Respondents stipulated that the following are representative of the Accused Multipipe Products that Complainants have accused of infringing the asserted claims of the '506 patent.

Chart No. 13: Accused Multipipe Products

Accused VIZIO Products covered by Representative Product	VIZIO Rep. Product	System Prod. Category	Commercial Name	Graphics Processor Model Name
All accused VIZIO products that contain a		: `		Programme (See)
All accused VIZIO products that contain a				
All accused VIZIO				

Accused VIZIO Products covered by Representative Product	VIZIO Rep. Product	System Prod. Category	Commercial Name	Graphics Processor Model Name
products that contain an				

(JX-0011C (Representative Prods. Stip.) at 2-4.).

Complainants and Respondents stipulated that each of the '506 Accused Multipipe

Products incorporates an SoC with either an

. (Id.; see also Tr. (Reinman) at 192:15-24.). For infringement analysis

purposes, the


. (Tr. (Reinman) at 194:7
12.).

There is no dispute that the structure, function, and operation of the in the

'506 Accused Multipipe Accused Products are defined by

. (Tr. (Reinman) at Tr. 195:9–196:5;

* Photoväsion



Page 38 of 148

There is no evidence offered in this Investigation indicating that Respondents MediaTek or SDI have

This issue was never raised.

Thus, there is no dispute that the accurately describes the structure, function, and operation of the '506 Accused Multipipe Products. (See, e.g., CX-0263SC (Dep. Tr. of Jacques Martinella²⁶ (June 30, 2017)) at 21:5-22:17 (2017)

Based on the asserted elaims of the '506 patent.

²⁶ When he testified during his deposition on June 30, 2017, Mr. Jacques Martinella was the Vice President of Hardware Engineering at Sigma Designs. (CX-0263SC at 8:24–9:1.). SDI identified Mr. Martinella as a 30(b)(6) witness to testify on certain topics on behalf of SDI.

C. Relevant Claim Terms

The following constructions of the claim terms recited in the asserted claims of the '506 patent have been agreed upon by the parties or adopted by this Court.²⁷

Chart No. 14: Constructions of Claim Terms Relevant to the '506 Patent

Claim Term	Construction
"front-end in the graphics chip" (claim 1)	Plain meaning, such as section of graphics chip that receives graphics instructions as input and generates geometry as output. (<i>Markman</i> Order Tr. at 16:10-16.).
"back-end in the graphics chip" (claim 1)	Section of graphics chip that processes geometry received as input. (<i>Id.</i> at 16:17-25.).
"frame buffer" (claim 1)	Plain meaning, such as memory that maps an image from a complete frame of pixels to a display. (<i>Id.</i> at 17:2-11.).
"unified shader" (claims 1, 5, and 8)	A single shader circuit capable of performing color shading and texture coordinate shading. (<i>Id.</i> at 13:10-24.).
"texture shading" (claims 1 and 8)	Plain meaning, texture shading operations including coordinate texture mapping and texture address operations. (<i>Id.</i> at 17:14–18:9.).
"determined to locate in a portion of an output screen defined by a tile" (claim 1)	Determined to correspond to a portion of an output screen defined by a tile. (<i>Id.</i> at 18:10-22.).
"operative to operative" (claim 8)	Operative, obvious typographical error. (<i>Id.</i> at 20:18–21:2.).

²⁷ The Parties disputed the meaning of additional claim terms recited in claims that have been terminated from this Investigation. Those terms are not included in Chart No. 14.

D. The'506 Accused Multipipe Products Infringe Claims 1-5 and 8 of the '506 Patent

- 1. Claim 1 of the '506 Patent
 - a) "A graphics chip comprising"

Evidence presented in this Investigation demonstrates that each of the '506 Accused Multipipe Products includes an which is a graphics chip as recited in the preamble. (CX-3752C (VIZIO Resp. to Interrog. No. 2) at 57-71; CX-3848C (MediaTek Resp. to Interrog. No. 2) at 12-14; CX-3872C (SDI Resp. to Interrog. Nos. 1-2) at 11-13; Tr. (Reinman) 238:18–240:5, 246:2-9; CX-1435C (Page 24 at 15) (emphasis in the original)), 20; CX-2228C (emphasis in the original)); see also CDX-0100.48.).


Respondents' non-infringement expert, Dr. Lastra, did not dispute that each of the '506 Accused Multipipe Products contains an integrated circuit that ... (Tr. (Lastra) at 727:17-23.). He also agreed that "GPUs like the ... perform graphics processing." (*Id.* at 792:7-12.). Rather, Dr. Lastra opined that an integrated chip that *only* performs graphics processing is a graphics chip. (*Id.* at 745:12–746:19; RPBr. at 12-13; RRBr. at 8-13.). According to Dr. Lastra's definition, regardless of whether an integrated circuit performs graphics processing, it would not qualify as a graphics chip if it contains additional circuitry for, among other things, watching TV or a DVD, video processing, or MPEG decoding. (Tr. (Lastra) at 746:5-19, 794:19–797:3, 798:17–800:6.). Referring, *inter alia*, to

^{28 . (}Tr. (Reinman) at 284:25–285:1.).

²⁹ The meaning of "graphics chip" was not disputed during the claim construction proceedings in this

Figure No. 10 below, Dr. Lastra provided the following testimony in which he distinguished a "graphics chip" from an SoC.

Figure No. 10: Demonstrative Exhibit Comparing a Graphics Chip with a SoC



(RDX-0002C.0017.).

Q: Would one of ordinary skill in 2002 consider an SOC and a graphics chip the same thing in your opinion?

A: No, not at all.

Investigation. (See Doc. ID No. 628332 (Revised Joint Claim Construction Chart) (Nov. 7, 2017).). Thus, "graphics chip" is construed consistent with its plain meaning to one of ordinary skill in the art. During Markman briefing, in the context of the Parties' proposed constructions of a "unified shader," there was some dispute with respect to whether Respondents' proposal of a "single graphics processor component' is hardware or software. (Comp'ls Claim Br. at 33-34 ("[I]n all claimed embodiments, the unified shader is 'programmable.' [I]t would belie common sense how a component, such as software, could in and of itself, be programmable.... Both the '506 and '133 Patents are in the field of 'computer graphics chips,' which is hardware."); Markman Hearing Tr. at 11:12-12:23("Let's go back to what [Complainants] say. 'Both the '506 and '133 patents are in the field of computer graphics chips, which is hardware.' We agree. Components are chips. The patents say so."). The Parties agreed during the Markman Hearing Tr. at 23:5-24:4 ("[I]t wasn't clear from the briefing . . . whether Respondents were conceding that the unified shader had to be hardware. So there is no dispute on our end. It has to be hardware. We thought the component would actually include the possibility of software, and it wasn't clear from the briefing, in our mind, whether Respondents were conceding that point. So we have no objection to the concept that the component, to the extent the Court adopts that, must be circuitry, it has to be hardware, and it can't be software. So we don't disagree in that regard.").).

Q: Why not?

A: They're not the same. The one on the left is a chip that just has a graphics core or a GPU, your Honor. And the one on the right, and the way my slides were set up, you could see -- there we go. They have all sorts of stuff. In fact, in this investigation, those chips would have a lot of circuitry for TVs, because that's what they do, they run TVs. This particular illustration is also showing Wi-Fi, so it would have radios for Wi-Fi, a CPU to run the whole thing, and then a GPU in the corner.

(Tr. (Lastra) at 746:5-19.).

Dr. Lastra's testimony is contradicted by the intrinsic evidence. For example, the file history of the '506 patent explicitly states that, "[a]s to claims 1, 9, and 17 . . . the claims are directed to a graphics chip, such as an integrated circuit that *at least* performs graphics processing." (JX-0002.0084 (emphasis added), 0077; *see also* Tr. (Reinman) at 238:18-24.). Additionally, in considering this definition during cross-examination, Dr.Lastra opined that if "graphics chip" is construed as "an integrated circuit that at least performs graphics processing, then the [accused] SOCs are . . . graphics chips." (Tr. (Lastra) at 807:12-20; *see also id.* at 807:21–808:10.).

Moreover, and as Staff agreed, the language of the preamble uses the open-ended term "comprising" to denote that a graphics chip must include, but is not necessarily limited to, circuitry for performing graphics processing. (JX-0001 at 14:30.). The use of the open-ended term "comprising" means that the graphics chip is presumed to encompass all of the graphics processing elements recited in the claim, but can also include additional, unrecited non-graphics elements. *See, e.g., Crystal Semiconductor Corp. v. TriTech Microelectronics Int'l Inc.*, 246 F.3d 1336, 1348 (Fed. Cir. 2001) ("[T]he transition 'comprising' creates a presumption that the recited elements are only a part of the device, that the claim does not exclude additional, unrecited elements.").

Public Version 2...

For the reasons discussed above, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet the preamble recited in claim 1.

b) "a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry"

The record evidence establishes that each of the '506 Accused Multipipe Products contains a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry. (Tr. (Reinman) at 246:10–249:25.). A "front-end in the graphics chip" was given its plain meaning, such as a section of a graphics chip that "receives graphics instructions as input and generates geometry as output." (*Markman* Order Tr. at 16:10-16.).

Dr. Reinman testified that the geometry processor includes a

(Tr. (Reinman) at 247:20–248:9; CDX-0006C; CX-1435C.0025.).


The receives graphics instructions, in the form of the signals, over the

30 . (Ir. (Reinman) at 247:14-19.).

³¹ CDX-0006C is a demonstrative exhibit that Dr. Reinman created . (Tr. (Reinman) at 218:13–219:10, 228:11-19, 229:18–230:8.)

³² Dr. Reinman described the (Tr. (Reinman) at 249:6-10.).

247:20–248:9; CDX-0006C; CX-1435C.0025.).



166:12-25, 248:14-249:5; CDX-0006C; CX-1435C.0035-36.).

Respondents argued that the does not *receive* graphics instructions.

(RPBr. at 14; RRBr. at 13-14.). Respondents relied on Dr. Lastra's opinion that commands are not "instructions."


(Tr. (Lastra) at 755:12–756:19.). However, as Complainants noted, there is no disavowal in the '506 patent that warrants Dr. Lastra's interpretation of the term "instructions" to exclude such commands. See, e.g., Home Diagnostics, Inc. v. LifeScan, Inc., 381 F.3d 1352, 1358 (Fed. Cir. 2004) ("Absent a clear disavowal or contrary definition in the specification or the prosecution history, the patentee is entitled to the full scope of its claim language."). Additionally, Dr. Lastra did not dispute that the and failed to offer a plausible explanation why these are not instructions. (Tr. (Lastra) at 755:12–756:19.).


To the extent that a definition of a was proffered, Mr. Larri provided the following description:


[Tr. (Larri) at 017:13-24.).

is an acronym for (Tr. (Reinman) at 248:18-20.).

*Pallevarion







Second, as Complainants pointed out, Mr. Larri's testimony contradicts statements

Respondents made in their initial claim construction brief. For instance, Respondents equated vertex transformation

(consistently with the teaching of the '506 patent), 'the output of the front-end subsystem is typically a set of primitives in screen coordinates *generated through vertex transformation*.") (emphasis added); *id.* at 34 ("Thus, the front-end in the graphics chip is responsible for generating geometry based on graphics instructions, *which the specification unambiguously explains is done by performing vertex transformation*.") (emphasis added).). Thus, Mr. Larri's testimony has been given limited weight.

Finally, during the *Markman* hearing, Respondents argued that the front-end could also contain primitive assembly circuitry for generating geometry as output.

The graphics assembly is not the back end. It's not. How do we know that? Let's go on to the next slide. What we see is that the graphics assembly is the thing that's sending these primitives, the geometry. That's the thing that's sending the geometry on. And what do we know about the geometry? Where is the geometry coming from? The front end. We know that. We know that from the claim, and we actually know that from the constructions that are being offered by the Complainant and the Staff. We know that the front end generates geometry as output. What is generating the geometry as output? It's a part of that 510, that graphics assembly as shown here in the figure 5. So that's not the

back end.

(Markman Hearing Tr. at 69:8-20 (emphasis added).).

Accordingly, for the foregoing reasons, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this limitation of claim 1.

c) "a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer"

Evidence proffered in this Investigation demonstrates that each of the '506 Accused Multipipe Products contains a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer. (Tr. (Reinman) at 250:1–254:7.). A "back-end in the graphics chip" was construed to mean a section of a graphic chip that "processes geometry as input." (*Markman* Order Tr. at 16:17-25.).

testified that the '506 Accused MediaTek and SDI Multipipe Products are configured to process

geometry into final pixels that are to be placed in a frame buffer that maps an image from a complete frame of pixels in a display. (Tr. (Reinman) at 253:7–254:7; CX-1435C.0030; CX-1490C.0021, 27-28; CDX-0006C.). Additionally, Dr. Reinman opined that the '506 Accused VIZIO Multipipe Products actually place the final pixels, into the VIZIO television's system , which maps an image from a complete frame of pixels to the VIZIO television display. (Tr. (Reinman) at 1310:20–1311:20; CX-2724.0009.).

Respondents asserted that the alleged "back-end" of the SoCs containing an does not produce "one or more *final* pixels" and does not place these produced pixels in a "frame buffer" on the SoCs. 35 (RRBr. at 14-19 (emphasis in original).). Neither assertion is supported by the evidence.

With regard to Respondents' "final pixels" argument, technical documents specify that: (1)

(CX-1490C.0021 (emphasis added)); (2) the final pixels (id. at 1490C.0024 (emphasis added); and (3)

(id. at 1490C.0027 (emphasis added).). The technical documents also disclose that (Id. at

1490C.0028 (emphasis added).).

With respect to Respondents' "frame buffer" contention, this limitation merely requires

³⁵ "[F]rame buffer" was construed to mean a "memory that maps an image from a complete frame of pixels to a display." (*Markman* Order Tr. at 17:2-11.).

that "a back-end in the graphics chip [be] configured to receive said geometry and to process said geometry into one or more final pixels *to be placed* in a frame buffer." (JX-0001.0025 at 14:33-35 (emphasis added).). In other words, the accused product need only contain a "back-end in the graphics chip" structure that is capable of performing the recited function "configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer." *UltimatePointer*, *L.L.C. v. Nintendo Co.*, 816 F.3d 816, 827 (Fed. Cir. 2016) (holding that "the 'data generating' limitations only indicate that the associated structures have this capability . . . and do not require that any data be actually generated by the user"). Thus, that the SoCs in the '506 Accused MediaTek and SDI Multipipe Products do not has no bearing on whether these products meet this limitation.

During the *Markman* proceedings in this Investigation, Respondents proposed that a "frame buffer" be construed to mean a "back-end component to store a complete frame of final pixels." (*See* Res'pts Claim Br. at 38.). Respondents' proposed construction was rejected. The adopted construction did not include any limitations on where the claimed frame buffer must be located. Respondents' inappropriate attempt to re-argue the construction of a "frame buffer" thus fails.

Moreover, based on his review of the technical documents and source code, Dr. Reinman's opinion that the '506 Accused VIZIO Mutipipe Products contain a frame buffer, is effectively unrebutted. (Tr. (Reinaman) at 253:7–254:2, 1310:20–1311:20; Tr. (Lastra) at 756:20–761:2.). When pressed on cross-examination as to whether the '506 Accused VIZIO Multipipe Products could even work without a frame buffer, Dr. Lastra responded that he could not "say that for sure" because he did not know "whether there's something *unusual* in the VIZIO TVs." (Tr. (Lastra) at 843:11–844:2 (emphasis added); *cf.* Tr. (Reinman) at 1311:12-20

(Dr. Reinman confirming that a VIZIO TV would not work without a frame buffer because "[t]he expectation is that there would be some form of buffering for an entire frame to be drawn out so that it's ready for display."). In other words, the *usual* circuitry would include a frame buffer. Accordingly, Dr. Lastra's opinion is given little to no weight.

Thus, for the reasons discussed above, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this limitation of claim 1.

d) "wherein said back-end in the graphics chip comprises multiple parallel pipelines"


The evidence adduced in this Investigation establishes that the back-end of the in each of the '506 Accused Multipipe Products comprises multiple parallel pipelines. (Tr. (Reinman) at 254:8–255:3.). The in each '506 Accused Multipipe Product includes either , each of which serves as one of the multiple parallel pipelines. (*Id.*; CDX-0006C; CX-1435C.0023; JX-0011C.0002-3.). Respondents offered no rebuttal to this evidence.

For these reasons, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this limitation of claim 1.

e) "wherein said geometry is determined to locate in a portion of an output screen defined by a tile"

The record evidence reflects that the geometry output by the front-end of the in each of the '506 Accused Multipipe Products is determined to locate in a portion of an output screen defined by a tile. ³⁶ (Tr. (Reinman) at 255:4–258:9.). As discussed in Section VII.D.1(a)

³⁶ Dr. Reinman describes a tile as follows: "[Y]ou could think of a tile as being a rectangular grid that could be overlaid on top of a display screen. So each one of those tiles is a particular piece of the display screen. And we're going to work on one part of that in the tile buffer and then offput it -- output it to the frame buffer. And so the frame buffer will hold the entirety of the frame all the times [sic], but we will



Respondents offered no non-infringement position on this claim element during the evidentiary hearing. (Tr. (Lastra) at 761:22–762:5; *see also* RRBr. at 19-20.).

Accused Multipipe Products meet this limitation of claim 1. Moreover, Respondents have waived any arguments under Ground Rule 10.1.

f) "wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading"

Evidence submitted in this Investigation demonstrates that each of the '506 Accused Multipipe Products contains parallel pipelines further comprising a unified shader that is programmable to perform both color shading and texture shading. (Tr. (Reinman) at 258:11–265:14.).


A "unified shader" was construed to mean a "single shader circuit capable of performing

have it at a tile granularity. Locating a geometry in a tile is that useful part we talked about where the parallel pipelines can work independently because they will know what goes in a tile and the tiles will be separate." (Tr. (Reinman) at 256:14-25.).



color shading and texture coordinate shading." (Markman Order Tr. at 13:10-24.). The record evidence reflects that each includes (highlighted in yellow below): (collectively, the "(in blue below)). (Id. at 260:20-261:21.).

Figure No. 11: Dr. Reinman's Source Code Diagram Illustrating the



(CDX-0006C (annotated).).


Dr. Reinman's testimony, and technical documents and source code, confirm that the uses the (Tr. (Reinman) at 261:22–262:7; CDX-0006C;

CX-1435C.0036-38.). Dr. Reinman's testimony and the evidence he presented demonstrating
that the is capable of performing color shading is unrebutted. (Tr.
(Lastra) at 832:9 ("Well, I'm not disputing color shading at all.").). On cross-examination, Dr.
Lastra agreed that
(Id. at 833:16-21, 832:9.).
Respondents' non-infringement arguments focused on whether the
is the claimed "unified shader," and whether the
shader circuit that is capable of performing texture coordinate shading," as "unified shader"
been construed. (RRBr. at 20-34.).
Respondents argued that Complainants' expert, Dr. Reinman, "self-selected a subset of
functional units" within the "by
drawing a 'blue polygon' on the summary diagram he prepared for this investigation." (Id. at
20.). Respondents' expert, Dr. Lastra, testified that Dr. Reinman's blue polygon is not a single
shader circuit because it contains only "bits and pieces" of the , and does
not include the . (Tr. (Lastra) at 730:20–731:11.).
A: So what Dr. Reinman has chosen is a collection of pieces of the He hasn't taken the whole of the would be a certainly a pieces. So it's like taking a car, pulling off a door, pulling off the hood, a tire and saying putting them down on the ground, saying "that's a car."
Q: Dr. Lastra, are you aware why Dr. Reinman identified certain functional blocks and excluded other in his identification of unified shader?
A: Yes. My opinion is he had to exclude some blocks because other claim terms required them to be separate.
(Id.).
However, as Complainants noted, it is not necessary for the claimed unified shader to


read on the entirety of the in order for the '506 Accused Multipipe Products to infringe. Suntiger, Inc. v. Sci. Research Funding Grp., 189 F.3d 1327, 1336 (Fed. Cir. 1999) ("If a claim reads merely on a part of an accused device, that is enough for infringement."). As the Federal Circuit has explained, "[i]t is fundamental that one cannot avoid infringement merely by adding elements if each element recited in the claims is found in the accused device." Stiftung v. Renishaw PLC, 945 F.2d 1173, 1178 (Fed. Cir. 1991). For example, "a pencil structurally infringing a patent claim would not become non-infringing when incorporated into a complex machine that limits or controls what the pencil can write." Id. It is sufficient for the purpose of infringement that the claimed structure and function of the unified of the '506 Accused Multipipe Products. *Id.* shader exists within the That Dr. Reinman did not identify the entirety of the as the alleged unified shader has no bearing on whether or not the portion of the that he did identify—the "—satisfies the claim limitations. Id. With regard to the "single shader circuit" aspect of the construction of "unified shader," Mr. Larri, Respondents' fact witness, testified that the . (Tr. (Larri) at 501:12-24.). Referring to Figure 2-7 (Figure No. 12) from the , below, Mr. Larri provided the following testimony:





Figure No. 12: Figure 2-7 from



(CX-1435C.0037 (Fig. 2-7).).







(Tr. (Larri) at 501:14-503:4.).

Referring to the same figure (Figure No. 12), Dr. Lastra additionally opined that Dr.

Reinman's is not "unified" because the shown in Figure 2-7 (Figure No. 12)

(Tr. (Lastra) at 734:13-20.).

Based on Mr. Larri's and Dr. Lastra's testimony, and, *inter alia*, Figure 2-7 (Figure No. 12), Respondents asserted that the word "circuit" in the construction of a "unified shader" does not "grant[] [Complainants] license to select (and continuously re-select) *any* collection of electrically-connected elements." (RRBr. at 24 (emphasis in original) (citing CBr. at 45).). However, as Complainants pointed out, Respondents' assertion is an improper attempt to reargue the construction of this claim term. (CBr. at 45.).

During the *Markman* proceedings in this Investigation, Respondents argued that the meaning of a "unified shader" should be limited to a single "*component*," in contrast to Complainants' and Staff's proposed construction of a "single shader *circuit*," which Respondents described as "simply a closed loop that carries electronic signals" and, thus, too broad. (Resp'ts Claim Br. at 16 (citing RXM-0012 (Newton's Telecom Dictionary (1999) (Circuit: "channels,

conductors and equipment between two given points through which an electric current may be established . . . [a] circuit can also be a network of circuit elements . . . that performs a specific function.")); *Markman* Hearing Tr. at 8:23–11:20 ("So what's the issue here? Well, it's the term 'circuit.' It's a very broad term. It's almost unbounded. In fact, Dr. Wolfe said, I think, a GPU is a circuit. A graphics processor unit is a circuit. And he's not wrong. A circuit is simply a path for electrical current. But the problem is, we have to have a single something."). In adopting Complainants' and Staff's proposed construction, Respondents' proposed construction was squarely rejected. (*Markman* Order Tr. at 13:10-24.).

Therefore, under the adopted construction of the claimed "unified shader," multiple components or units can perform color and texture operations, as long as these components or units are within the same electronic loop. The identified by Dr. Reinman thus corresponds to the claimed "unified shader."


With regard to the "texture coordinate shading" aspect of the construction of "unified shader," experts for both Complainants and Respondents agreed that texture coordinate shading is a more complex texture shading operation than texture mapping, which involves modifying texture coordinates once they are generated. (Tr. (Reinman) at 172:8–173:11, 444:11-20; CDX-0100C.0015; Tr. (Wolfe) at 1372:15–1373:3, 1377:14–1378:7.).

This is consistent with the disclosure in the '506 patent.

A unified shader 570 works in conjunction with the texture unit 585 and applies a programmed sequence of instructions to the rasterized values. These instructions may involve simple mathematical functions (add, multiply, etc.) and may also involve requests to the texture unit. A unified shader reads in rasterized texture addresses and colors, and applies a programmed sequence of instructions. A unified shader is so named because the functions of a traditional color shader and a traditional texture address shader are combined into a single, unified shader.

(JX-0001.002 at 6:43-52.).






products, the performs texture coordinate shading (e.g., instructions to create the reflection on a mirrored sphere (CX-1384)). (Tr. (Reinman) at 264:7–265:5 (referring to CDX-0100.69, Dr. Reinman testified that "you can see texture coordinate shading . . . in this particular code"); CDX-0100.68; CX-1384.).

Figure No. 13: Example of Texture Coordinate Shading





(CDX-0100C.0019; CDX-0100C.0069.).

Dr. Reinman's testimony, and the supporting evidence on which Dr. Reinman relied (i.e., CX-1384), was not persuasively rebutted by Respondents' expert, Dr. Lastra, who provided the

following testimony with respect to the source code contained in CX-1384:

- Q: You would agree with me that that program also modifies existing texture coordinates associated with a pixel; correct? And let's pull up slide CDX-0100.68, which is AMD 1044-0283759, and also CX-1384. So I'll ask the question again. You'll agree with me that the program shown also modifies existing texture coordinates associated with a pixel; correct?
- A: Give me a minute to read it. This particular slide?
- Q: Sorry. Next slide, please.
- A: Okay. There's one texture lookup, that's the very last thing. It's getting a color. And there's a reflection vector. So yes, it's modifying the reflection vector by multiplying it by 5 and adding -- by .5 and adding .5.

* * *

- Q: ... You'll agree with me that reflectView.xy is a texture coordinate; correct?
- A: That's a coordinate. I don't know that it's a texture coordinate. It's used in a texture lookup and it's an environment map texture lookup.
- Q: You don't have enough information to know one way or another, Doctor, whether that's a texture coordinate, do you?
- A: And certainly not because, you know, texture coordinate is a patent term. So I would have to look some more to see whether that's actually a texture coordinate, sir.
- Q: If it was a texture coordinate, you'd agree with me that this code would be showing operations such as multiplication and division that would be modifying a texture coordinate; correct?
- A: It's doing arithmetic, yes.

(Tr. (Lastra) at 840:8–841:17 (emphases added).).

- Q: Yeah, my question was would the multiplication and addition that is shown in the line of code be on -- shown in that line of code that we've been talking about regarding the Reinman test, would that be performed inside the blue box that is shown on CDX-0006C?
- A: Well, the . We just discussed that, whether what's in there is enough to do that arithmetic. I'd be concerned that since the isn't in there, it might not be. I'd have to look at the code in order to tell.

(Id. at 842:14-23 (emphases added).).

Dr. Reinman's testimony is also consistent with the specification of the '506 patent, which discloses that the *rasterizer*, not the unified shader, produces the texture coordinates, and that the *unified shader* applies texturing instructions to the rasterized texture coordinates.

Rasterizer 560 computes up to multiple sets of 2D or 3D perspective correct texture addresses and colors for each quad.

* * *

A unified shader 570 works in conjunction with the texture unit 585 and applies a programmed sequence of instructions to the rasterized values. These instructions may involve simple mathematical functions (add, multiply, etc.) and may also involve requests to the texture unit. A unified shader reads in rasterized texture addresses and colors, and applies a programmed sequence of instructions.

(JX-0001 at 6:38-40, 6:43-49.).

Texture coordinate shading, as understood by those of ordinary skill in the art, supports Complainants' experts' view that such operations do not include the generation of texture coordinates, but rather, involves modifying texture coordinates *after* the texture coordinates are generated. (*See*, *e.g.*, Tr. (Wolfe) at 1377:15–1378:7 (defining texture coordinate shading and providing examples of effects achieved with texture coordinate shading); Tr. (Reinman) at 172:11–173:11, 444:11-20.).

Thus, Respondents' and Dr. Lastra's assertions that "texture coordinate shading requires operating on *and producing* texture coordinates" import a limitation that is not only *not* required by the language of claim 1 and the constructions of a "unified shader" and "texture shading," but is also *contradicted* by the specification of the '506 patent and how the term texture coordinate shading is used by those of ordinary skill in the art. (RRBr. at 28 (emphases added) (citing Tr. (Lastra) at 737:9-13).).

For the foregoing reasons, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this claim limitation and infringe claim 1 of the '506 patent.

2. Claim 2 of the '506 Patent

a) "The graphics chip of claim 1 wherein each of said parallel pipelines further comprises: a FIFO³⁷ unit for load balancing said each of said pipelines."

The evidence adduced in this Investigation establishes that the '506 Accused Multipipe Products include a FIFO that buffers and balances the workload between the front-end and backend of the graphics chip. (See, e.g., CX-1435 (); CX-2229C ()

(Tr. (Reinman) at 266:1–267:16.).

Rather than focusing on the '506 Accused Multipipe Products, Dr. Lastra testified in hypotheticals and opined that FIFOs generally hold data to maintain workload as opposed to performing load balancing between pipelines, and that holding data actually works against load balancing, because it may imbalance the pipeline by trapping work in the FIFO. (Tr. (Lastra) 763:16-764:3 ("FIFOs are like in-boxes. So imagine that instead of a GPU, what you have are, say, four accountants, and each accountant has an in-box, and the accountant is processing a tax return. Now, I'll add another rule to the in-box, that you can't take work back. And once you have assigned it, it's done. So what can happen, and this happened in the systems that we built, is if you put too much work in the in-box, then one accountant may have extremely complex tax returns and so that accountant will be working past April 15, whereas maybe the other

³⁷ "FIFO" stands for "First-in, First-out." (JX-0001 at 3:8-10; see also Tr. (Reinman) at 266:5-9.). Dr. Reinman explained that a FIFO unit is "a buffer that will hold data," wherein the data "will leave the buffer in the same order in which it came in." (Tr. (Reinman) at 266:7-9.).

accountants have simple tax returns and aren't working.").).

Moreover, Dr. Lastra's testimony that was in fact directed to the accused was equivocal, and focused on theoretical circumstances where FIFOs might not serve the load balancing capability. (*Id.* at 764:4-6 ("So in these tiled, not all -- necessarily all tiled, but the FIFOs actually *can* hurt.") (emphases added). Tellingly, and as Complainants pointed out, Dr. Lastra did not testify that the FIFOs in the do not balance the load. (*Id.*; CBr. at 62.). Dr. Lastra's testimony with regard to how FIFOs might *theoretically* hurt the load balancing in the is not persuasive.

Even assuming, arguendo, that the FIFOs might hurt load balancing under some circumstances, that does not undermine Dr. Reinman's testimony that they

This is enough for infringement as a matter of law. Broadcom Corp. v.

Emulex Corp., 732 F.3d 1325, 1333 (Fed. Cir. 2013) (quoting Bell Commc'n Research, Inc. v.

Vitalink Commc'n Corp., 55 F.3d 615, 622-23 (Fed. Cir. 1995)) ("It is well settled that an accused device that 'sometimes, but not always, embodies a claim[] nonetheless infringes.'"); cf.

Paper Converting Mach. Co. v. Magna-Graphics Corp., 745 F.2d 11, 20 (Fed. Cir. 1984)

Thus, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this additional claim limitation and infringe claim 2 of the '506 patent.

3. Claim 3 of the '506 Patent

("Imperfect practice of an invention does not avoid infringement.").

a) "The graphics chip of claim 1 wherein each of said parallel pipelines further comprises: a z buffer logic unit; and a color buffer logic unit."

The record evidence in this Investigation demonstrates that the '506 Accused Multipipe Products include both a z and a color buffer logic unit module, which Respondents did not

Public Version

dispute. (CX-1435 () at 187, 299; CX-2229C () at 74-76, 177-178; CX-2241C () at 9, 26.). The vnthesize into the z buffer logic unit recited in claim 3, while the synthesizes into an element that also buffers color. (Tr. (Reinman) at 267:22–272:14.).

Thus, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this additional claim limitation and infringe claim 3 of the '506 patent.

4. Claim 4 of the '506 Patent

a) "The graphics chip of claim 3 wherein said z buffer logic unit interfaces with said scan converter through a hierarchical Z interface and an early Z interface."

Evidence presented in this Investigation establishes that the z buffer logic unit in the '506

Accused Multipipe Products interfaces with a scan converter through a hierarchical and an early
z interface, which Respondents did not dispute. (See, e.g., CX-1435 () at 81-82,
195-197, 219, 221; CX-2229C () at 88; CX-2241C () at 9,
26.). Specifically, the (part of the z buffer logic that is the
hierarchical z buffer). (Tr. (Reinman) at 274:4-17.). In addition, the portion of that
functions as the early z buffer interfaces with the scan
converter through a (Id. at 274:18–275:5.).

Thus, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this additional claim limitation and infringe claim 4 of the '506 patent.

5. Claim 5 of the '506 Patent

a) "The graphics chip of claim 3 wherein said z buffer logic unit interfaces with said unified shader through a late Z interface."

The record evidence demonstrates that that the z buffer logic unit in the '506 Accused Multipipe Products interfaces with a unified shader through a late z interface. (CX-1435 ().); CX-2229C ().). Specifically, the which functions as the interface between the unified shader and the late z interface (Tr. (Reinman) at 275:14–277:16.).

Dr. Lastra opined that Dr. Reinman did not differentiate between the circuitry used for early Z and late Z in the Z buffer logic unit ... (Tr. (Lastra) at 765:22–766:8.). According to Dr. Lastra, the early Z and late Z interfaces need to be separate, and the Z buffer logic unit needs to have separate and distinct circuitry for performing early Z and late Z testing. (*Id.*). For the reasons discussed below, Dr. Lastra's conclusion impermissibly narrows the scope of claim 5.

As depicted in the excerpt of Figure 5 reproduced below, both the early and late Z interfaces (highlighted in yellow below) share the same Z buffer logic unit 555 (in red below).




Figure No. 14: Figure 5 of the '506 Patent Depicting Early and Late Z Interfaces

(JX-0001 at Fig. 5 (excerpt) (annotated).).

Moreover, although the claims and specification of the '506 patent leave open the possibility as to whether the early and late Z testing is performed by the same exact logic or distinct logic within Z buffer logic 555, it improper to read either of the two choices into the claim as a limitation. *Kara Tech. Inc. v. Stamps.com, Inc.*, 582 F.3d 1341, 1348 (Fed. Cir. 2009) ("The claims, not specification embodiments, define the scope of patent protection. The patentee is entitled to the full scope of his claims, and we will not limit him to his preferred embodiment or import a limitation from the specification into the claims.").

Thus, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this additional claim limitation and infringe claim 5 of the '506 patent.


6. Claim 8 of the '506 Patent

a) "The graphics chip of claim 1 wherein the unified shader is operative to . . . apply a programmed sequence of instructions to rasterized values and is operative to loop back to process operations for color shading and/or texture address shading."

Evidence adduced in this Investigation reflects that the unified shader in the '506


Accused Multipipe Products applies instructions to rasterized values and loops back to process color and/or texture operations. (CX-1435 (CX-14

Figure No. 15: Excerpt of Dr. Reinman's Source Code Diagram



(CDX-0006C (annotated).).

During the evidentiary hearing, Respondents' expert, Dr. Lastra did not dispute that the is operative to apply a programmed sequence of instructions to rasterized values. (Tr. (Lastra) at 766:11–767:24.). Nor did he dispute that there is a loopback of the



Dr. Lastra's proposed additional limitation is not in the claims of the specification of the '506 patent and is thus improper. *Kara Tech.*, 582 F.3d at 1348 ("The claims, not specification embodiments, define the scope of patent protection."). Claim 8 only requires that "the unified shader... is operative loop back," which the



Tr. (Reinman) at 279:8–280:6; CDX-0006C.).

For the reasons discussed above, Complainants have proven by a preponderance of evidence that the '506 Accused Multipipe Products meet this additional claim limitation and infringe claim 8 of the '506 patent.

E. Validity

1. Legal Standard

a) Generally

Patent claims are presumed valid. 35 U.S.C. § 282. A respondent that has raised patent invalidity as an affirmative defense must overcome the presumption by "clear and convincing" evidence of invalidity. *Checkpoint Sys., Inc. v. U.S. Int'l Trade Comm'n*, 54 F.3d 756, 761 (Fed. Cir. 1995). Further, as stated by the Federal Circuit in *Ultra-Tex Surfaces, Inc. v. Hill Brothers Chemical Co.*:

when a party alleges that a claim is invalid based on *the very same references* that were before the examiner when the claim was allowed, that party assumes the following additional burden:

When no prior art other than that which was considered by the PTO examiner is relied on by the attacker, he has the added burden³⁸ of overcoming the deference that is due to a qualified government agency presumed to have properly done its job, which includes one or more examiners who are assumed to have some expertise in interpreting the references and to be familiar from their work with the level of skill in the art and whose duty it is to issue only valid patents.

Ultra-Tex Surfaces, Inc. v. Hill Bros. Chem. Co., 204 F.3d 1360, 1367 (Fed. Cir. 2000)

(emphasis added) (quoting Am. Hoist & Derrick Co. v. Sowa & Sons, Inc., 725 F.2d 1350, 1359 (Fed. Cir. 1984)).

b) Obviousness

Under 35 U.S.C. § 103(a), a patent is valid unless "the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made" to a person having ordinary skill in the art. 35 U.S.C. § 103(a). The ultimate question of obviousness is a question of law, but "it is well understood that there are factual issues underlying the ultimate obviousness decision." *Richardson-Vicks*, 122 F.3d 1476, 1479 (Fed. Cir. 1997) (citing *Graham v. John Deere Co. of Kansas City*, 383 U.S. 1, 17 (1966)).

After claim construction, "[t]he second step in an obviousness inquiry is to determine whether the claimed invention would have been obvious as a legal matter, based on underlying factual inquiries including: (1) the scope and content of the prior art, (2) the level of ordinary skill in the art, (3) the differences between the claimed invention and the prior art, and (4)

³⁸ This is not an added burden of proof but instead goes to the weight of the evidence. *Sciele Pharma v. Lupin Ltd.*, 684 F.3d 1253, 1260-61 (Fed. Cir. 2012). New evidence not considered by the PTO may carry more weight than evidence previously considered by the PTO. (*Id.*).

secondary considerations of non-obviousness." *Smiths Indus. Med. Sys., Inc. v. Vital Signs, Inc.*, 183 F.3d 1347, 1354 (Fed. Cir. 1999) (citing *Graham*, 383 U.S. at 17). The existence of secondary considerations of non-obviousness does not control the obviousness determination; a court must consider "the totality of the evidence" before reaching a decision on obviousness. *Richardson-Vicks*, 122 F.3d at 1483.

The Supreme Court clarified the obviousness inquiry in KSR Int'l Co. v. Teleflex Inc., 550 U.S. 389 (2007). The Supreme Court said:

When a work is available in one field of endeavor, design incentives and other market forces can prompt variations of it, either in the same field or a different one. If a person of ordinary skill can implement a predictable variation, § 103 likely bars its patentability. For the same reason, if a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it would improve similar devices in the same way, using the technique is obvious unless its actual application is beyond his or her skill. Sakraida and Anderson's-Black Rock are illustrative—a court must ask whether the improvement is more than the predictable use of prior art elements according to their established functions.

Following these principles may be more difficult in other cases than it is here because the claimed subject matter may involve more than the simple substitution of one known element for another or the mere application of a known technique to a piece of prior art ready for the improvement. Often, it will be necessary for a court to look to interrelated teachings of multiple patents; the effects of demands known to the design community or present in the marketplace; and the background knowledge possessed by a person having ordinary skill in the art, all in order to determine whether there was an apparent reason to combine the known elements in the fashion claimed by the patent at issue. To facilitate review, this analysis should be made explicit.

The obviousness analysis cannot be confined by a formalistic conception of the words teaching, suggestion, and motivation, or by overemphasis on the importance of published articles and the explicit content of issued patents. The diversity of inventive pursuits and of modern technology counsels against limiting the analysis in this way. In many fields it may be that there is little discussion of obvious techniques or combinations, and it often may be the case that market demand, rather than scientific literature, will drive design trends. Granting patent protection to advances that would occur in the ordinary course without real innovation retards progress and may, in the case of patents combining previously

known elements, deprive prior inventions of their value or utility. *KSR*, 550 U.S. at 417-19.

The Federal Circuit has since held that when a patent challenger contends that a patent is invalid for obviousness based on a combination of several prior art references, "the burden falls on the patent challenger to show by clear and convincing evidence that a person of ordinary skill in the art would have had reason to attempt to make the composition or device, or carry out the claimed process, and would have had a reasonable expectation of success in doing so." *PharmaStem Therapeutics, Inc. v. ViaCell, Inc.*, 491 F.3d 1342, 1360 (Fed. Cir. 2007) (citations omitted).

The TSM³⁹ test, flexibly applied, merely assures that the obviousness test proceeds on the basis of evidence--teachings, suggestions (a tellingly broad term), or motivations (an equally broad term)--that arise before the time of invention as the statute requires. As *KSR* requires, those teachings, suggestions, or motivations need not always be written references but may be found within the knowledge and creativity of ordinarily skilled artisans.

Ortho-McNeil Pharm., Inc. v. Mylan Labs., Inc., 520 F.3d 1358, 1365 (Fed. Cir. 2008).

- 2. None of the Asserted Claims of the '506 Patent Are Invalid as Obvious
 - a) Claims 1, 2, and 8 of the '506 Patent Are Not Obvious Over Papakipos (RX-0376) in Combination with Gibson (RX-0368)

U.S. Patent No. 6,532,013 issued on March 11, 2003, to Matthew N. Papakipos and others ("Papakipos"), from U.S. Patent Application Serial No. 09/585,809 filed on May 31, 2000. (RX-0376.). U.S. Patent No. 6,750,867 issued on June 15, 2004, to Cliff Gibson ("Gibson"), from U.S. Patent Application Serial No. 09/831,386, and claims priority to a foreign application that was filed on November 6, 1998. (RX-0368.).

³⁹ TSM is an acronym that stands for teaching, suggestion, motivation.

Public Version

Respondents alleged that Papakipos in view of Gibson renders obvious independent claim 1, and dependent claims 2 and 8 of the '506 patent. (RBr. at 26-27.).

There is no evidence that Papakipos or Gibson was considered by the PTO during the prosecution of the '506 patent. (*See* JX-0001.). There is also no dispute that Papakipos and Gibson are prior art to the '506 patent.

Papakipos describes a computer graphics pipeline that allows for repeated texture fetch and calculations in a single rendering pass, compared to the existing graphics pipelines that allowed only one texture fetch and texture calculation per rendering pass. (RX-0376 at 2:49-52.). In order to accomplish this, Papakipos describes a "shading module for performing the shading calculations" that is coupled to "a texture lookup module for retrieving texture information," as well as a feedback loop for the shading module that allows it to perform "additional shading calculations using the texture information from the texture lookup module." (*Id.* at 3:29-37.). As shown in Figure No. 16 (Figure 4 of the '506 patent), below, the shader module 406 is coupled to texture lookup module 408 as well as feedback loop 407 to allow shader module 406 to perform "another shading calculation using the texture information from the texture look-up module 408 in order to generate further output." (*Id.* at 5:13-16.).




Figure No. 16: Figure 4 of the '506 Patent

(JX-0001 at Fig. 4.).

With regard to Papakipos, the main dispute is whether Papakipos discloses the "unified shader" of claim 1. Claim 1 requires, in part, a graphics chip having a back-end that comprises multiple parallel pipelines, each of which has a "unified shader that is programmable to perform both color shading and texture shading." (JX-0001 at 14:30-42.). Conventional systems, in contrast, used separate shaders for "shading operations (i.e., color texture map and coordinate texture map or color shading operation and texture address operation)." (*Id.* at 6:53-57.). The unified shader of the '506 patent "is so named because the functions of a traditional color shader and a traditional texture address shader are combined into a single, unified shader" that "performs both color shading and texture address shading." (*Id.* at 6:49-53.). In other words, a "unified shader" is "a single shader circuit capable of performing color shading and texture

coordinate shading." (Markman Order Tr. at 13:10-24.)

As shown in Figure No. 17 (Figure 9 of the '560 patent) below, unified shader **1100** receives rasterized texture addresses and colors from rasterizer **1110**, performs "per-pixel shading calculations" on the values, and outputs the results to frame buffer **1120**. (JX-0001 at 6:47-49, 9:36-40.). Unified shader **1100** can also send "texture lookup requests" to texture unit **1130** as part of its calculations. (*Id.* at 9:40-42.).

TEXTURE UNIT 1130 UNIFIED SHADER 1100

FRAME BUFFER 1120

Figure No. 17: Figure 9 of the '506 Patent

(JX-0001 at Fig. 9.)

Respondents failed to show by clear and convincing evidence that a person of ordinary skill in the art would recognize that Papakipos discloses the claimed unified shader—a single shader circuit capable of performing color shading and texture coordinate shading. Respondents asserted that the shader module **406** in Figure 4 of Papakipos is a unified shader because it receives rasterized color values and texture coordinates, works with a texture unit (texture lookup module **408**), and outputs final pixel values, just like unified shader **1100** of Figure 9 of the '506 patent. (RBr. at 20 (citing Tr. (Edwards) at 979:11–980:20); *id.* at 41 (citing RX-0376 at Fig. 1,

Fig. 4, 2:4-6, 2:63-64, 4:10-21, 5:18-27; JX-0001 at Fig. 9, 9:36-44).). Respondents contended that the similarities between Figure 4 of Papakipos and Figure 9 of the '506 patent, as shown below Figure No. 18, is evidence that Papakipos shader **406** behaves in the same manner as the unified shader **1100** of the '506 patent. ⁴⁰ (*Id.*).

RASTERIZER RAS'ERIZER 409 408 1110 VALUES TEXTURE COORDINATES TEXTURE UNIT UNIFIED VERTEX + TENTURE 1130 FILTERED TEXTURE TEXTURE CULOR FRAME BUFFER 407 1120

Figure No. 18: Comparison of Figure 4 of Papakipos and Figure 9 of the '506 Patent

RX-0376 (Papakipos), Fig. 4.

JX-0001 ('506 Patent), Fig. 9.

(RX-0376 at Fig. 4; JX-0001 at Fig. 9.).

Respondents also relied on the specification of the '506 patent to argue that Papakipos shader module **406** performs the same functionality of the unified shader **1100** of the '506 patent. (*Id.* at 50.). However, the law disfavors using the invention against the inventor in this manner. *See, e.g., WL Gore & Associates, Inc. v. Garloc, Inc.*, 721 F.2d 1540, 1553 (Fed. Cir. 1981) ("To imbue one of ordinary skill in the art with knowledge of the invention in suit, when no prior art reference or references of record convey or suggest that knowledge, is to fall victim to the

⁴⁰ These figures are reproduced from page 20 of Respondent's Post-Hearing Brief, and include Respondents' annotations to the figures from the patents.

Public Version

insidious effect of a hindsight syndrome wherein that which only the inventor taught is used against its teacher.").

The specification disclosed in Papakipos establishes that shader **406** is not a single shader circuit capable of performing color shading and texture coordinate shading. To begin with, the Papakipos shader **408** does not perform texture coordinate shading. Although Papakipos teaches that shader **408** can perform a "shading calculation . . . using the texture information in order to generate additional output," this shading calculation is not texture coordinate shading. (RX-0376 at 2:64-67, 5:4-12.). This shading calculation is instead described to include calculations that "diffuse output colors, fog output values, specular output colors, depth output values, texture color output values, a level of detail (LOD) value, and/or a Z-slope value." (*Id.* at 5:60-63.). As Complainants' expert, Dr. Wolfe, testified:

Q: Now, are the -- are the different things here, fog output values, specular output colors, depth output values, texture color output values, level of detail value or a Z-slope value, are those operations on texture coordinates?

A: No, none of those are operations on texture coordinates.

Q: Are those color calculations?

A: Most of them are color calculations. Others are things that are represented in the same data format as color that had been traditionally done in a color shader.

(Tr. (Wolfe) at 1414:25–1415:10.).

Nor does Papakipos' shader **406** perform texture coordinate shading by performing a "texture address calculation," as Respondents contended. (RBr. at 46-47; RX-0376 at Fig. 6 (block 602), 5:33-42.). Complainants' expert testified that texture address calculations are performed "during texture coordinate generation or during ordinary texture mapping." (Tr. (Wolfe) at 1378:15-19; *see also id.* at 1372:8-14 ("Texture mapping is simply the process of figuring out which part of a texture corresponds to which pixel we see on the screen."); Tr.

(Edwards) at 1221:8-12 (confirming that texture mapping can be done without performing texture coordinate shading).). Experts for both parties agreed that texture coordinate shading, by contrast, is an operation that modifies or changes already-existing texture coordinates. (Tr. (Edwards) at 1089:25–1090:21 ("So you have some texture coordinates, you do some arithmetic or something on them and you have new texture coordinates."), 1224:25–1225:20; Tr. (Wolfe) at 1374:8-23, 1377:14–1380:1.).

Papakipos instead teaches that texture module 408, not shader 406, performs the calculations that could possibly be used in texture coordinate shading. After shader 406 generates the texture coordinates, it sends those coordinates to texture module 408. (RX-0376 at 5:7-8.). One function of texture module 408 is to "calculate an individual texture look-up" by performing mathematical computations. (*Id.* at 4:45-49, Table 1; Tr. (Wolfe) at 1413:14–1414:14.). Texture module 408 then sends texture information back to shader 406. (JX-0001 at 5:4-12.). Therefore, to the extent that Papakipos discloses texture coordinate shading, texture module 408 performs the necessary shading calculation. (*See* Tr. (Wolfe) at 1416:9–1416:14 ("The color shading operations happen in shader 406, and any more complicated texture operations happen over in texture unit 408.").).

Papakipos does not disclose whether the texture module and shader module are on the same circuit as required by claim 1 of the '506 patent, or if they are on separate circuits, or even if each individual component is comprised of a single circuit or multiple circuits. (Tr. (Wolfe) at 1416:15-20, 1417:5-7.). Papakipos instead describes the shader and texture modules as "coupled to" each other as separate "logical modules."

Coupled to the shading module is a texture lookup-module for retrieving texture information. Further, a feedback loop is coupled between an input and an output of the shading module for performing additional shading calculations using the

texture information from the texture look-up module. Also included is a combiner module coupled to the output of the shading module for combining the output generated by the shading module. In one aspect of the present embodiment, at least a pair of texture look-up modules is coupled to a pair of shading modules which together constitute at least four logical modules.

(RX-0376 at 3:28-42 (emphases added); see also id. at 4:12-17, 5:26-29.).

As Staff recognized, this "actually suggests that shading and texturing operations are performed by separate hardware components or circuits—shading is performed in a 'shading module' while texturing occurs in a 'texture look-up module.'" (SRBr. at 15-16 (citing RX-0376 at 3:29-32, 4:50-54).).

Papakipos, therefore, describes what the '506 patent refers to as a conventional system, where different shading operations are performed by different components. (JX-0001 at 6:53-57.). The testimony of Respondents' expert, Dr. Edwards, to the contrary is given limited weight because he did not correctly apply the definition of unified shader when reaching his conclusions. Specifically, a unified shader must be capable of performing the color shading and texture coordinate shading in a single circuit, but Dr. Edwards incorrectly understood that some of the color shading and texture coordinate shading operations of the unified shader could be performed by components outside of the unified shader circuit.

Q: Well, let's -- let's go over both of those. First, all elements. Do you understand the construction provided by the Court for unified shader to mean that all elements in the single circuit that are involved in texture coordinate shading are also the elements in the circuit that are involved in color shading?

A: Not all of them necessarily.

* * *

Q: Are all of your invalidity opinions based on your understanding of the Court's construction of unified shader?

A: Yes.

(Tr. (Edwards) at 1280:11-17, 1280:23-1281:1; compare Markman Order Tr. 13:10-24.).

Complainants also asserted that Papakipos does not disclose the claimed "front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry." (CRBr. at 22.). Complainants argued that Respondents improperly mix-and-match different disclosures in Papakipos to satisfy the requirement of claim 1—the transform engine **100** and setup module **102** in Figure 1 as the claimed "front-end" and other components in Figure 4 as the claimed "back-end." (*Id.* at 22-23.).

Complainants are correct that Respondents piece together different embodiments in Papakipos—the prior art embodiment of Figure 1 and an embodiment of the invention of Figure 4—to satisfy the separate front-end and back-end limitations of the '506 patent claim 1, as shown in Figure No. 19 below.

Figure No. 19: Figures 1 and 4 of Papakipos

(RBr. at 29, 31 (annotated by Respondents to identify the components in Papakipos alleged to satisfy the front-end limitation (Figure 1) and the back-end claim limitation (Figure 4)).).

This would normally be improper, as Respondents only relied on Papakipos' express teachings to disclose these limitations. *Net MoneyIN, Inc. v. VeriSign, Inc.*, 545 F.3d 1359, 1369 (Fed. Cir. 2008) ("The prior art reference – in order to anticipate under 35 U.S.C. §102 – must not only disclose all elements of the claim within the four corners of the document, but must also disclose those elements 'arranged as in the claim.'") (citation omitted). However, Papakipos teaches that "set up module 402, rasterizer 404, and combiner 410 operate in a conventional manner as set forth during reference to FIG. 1." (RX-0376 at 4:17-20.). In this instance, a person of ordinary skill in the art would understand the description of these modules in reference to Figure 1 applies equally to Figure 4.

Respondents conceded that Papakipos does not disclose parallel pipelines, and thus relied on Gibson for the "basic idea of using a parallel pipeline." (RBr. at 36 (quoting Tr. (Edwards) at 972:11-18), 38.) Respondents argued that when combined with Papakipos, Gibson discloses the claimed back-end with multiple parallel pipelines each having a unified shader. (*Id.* (quoting Tr. (Edwards) at 972:11-18); *see also id.* at 38.). Respondents did not rely on Gibson for disclosing the unified shader, or any part thereof. (*Id.* at 34-41.). As Papakipos does not disclose the unified shader, the combination of Papakipos with Gibson does not disclose the unified shader of claim 1.

Moreover, a person of ordinary skill in the art would not have a reason to combine

Gibson with Papakipos, nor would such a person have a reasonable expectation of success in

doing so. Gibson describes a method and apparatus for the real-time texturing or shading of

three-dimensional images by dividing the image into sub-regions and allocating each region to a

Public Version 2

separate rending device. (RX-0368 at 2:66–3:7, 3:42-45.). The rendering devices operate in parallel, with the outputs of each subsequently combined by tile interleaving and image display circuitry to form the final image. (*Id.* at 3:12-17, 4:4-10, 6:36-42.).

Complainants' expert, Dr. Wolfe, opined that "Gibson is an unusual architecture that's focused on speed at the expense of flexibility" and, in turn, "makes a lot of assumptions in order to have parallel pipelines." (Tr. (Wolfe) at 1418:19-22.). The pipeline in Papakipos takes one polygon, fills in all the pixels in the polygon, and then moves on to the next one. (*Id.* at 1418:25–1420:23.). In contrast, Gibson takes every polygon in advance, sorts them, builds tiles made up of pixels from different polygons, and then processes the tiles in parallel. (*Id.*; RX-0368 at 6:5-35.). Gibson can process multiple polygons at the same time because Gibson assumes they will all be treated the same way, and there is no shading program associated with each polygon. (Tr. (Wolfe) at 1418:25–1420:23.). Nothing in Gibson teaches how to transform Papakipos' linear per-polygon processing pipeline into a parallel multi-polygon processing pipeline, or vice versa.

Respondents did not address these difficulties in combining Papakipos with Gibson.

Instead, Respondents argue that: (1) Gibson generally teaches parallel pipelines in graphic processors; (2) retrofitting Papakipos with parallel processing would have been obvious because the concept of parallel pipelines for electronic devices has been around since the 1960s; and (3) a person of ordinary skill in the art would have been motivated to add parallel processing to Papakipos because parallel processing reduces the overall processing time. (RBr. at 34-35 (citing RX-0368 at 7:8-13; Tr. (Edwards) at 971:7-17, 972:8-10, 973:14-20; Tr. (Wolfe) at 1440:1-13).)

Respondents failed to establish that implementing parallel processing in the Papakipos

graphics pipeline, or implementing parallel processing as claimed in the '506 patent, was common knowledge at the time of the invention. Respondents also failed to establish that a person of ordinary skill in the art would have had a reasonable expectation of success in applying parallel processing to Papakipos, or that Papakipos could be modified to include parallel processing based on the teachings of Gibson, in a way that meets the limitations of the '506 patent.

Respondents are correct that they do not have to prove that the Gibson system can be physically combinable with Papakipos. However, they are still required to establish that a person of ordinary skill in the art would have applied the teachings of Gibson to Papakipos to create the invention with a reasonable expectation of success. (RBr. at 37 (citing *In re Mouttet*, 686 F.3d 1322, 1332 (Fed. Cir. 2012)).). The unsupported testimony of Respondents' expert that doing so is "routine engineering" is not sufficient to meet their burden. (*See* Tr. (Edwards) at 972:24–973:13.). *ActiveVideo Networks, Inc. v. Verizon Comme'ns, Inc.*, 694 F.3d 1312, 1327 (Fed. Cir. 2012) (holding that conclusory expert testimony was not sufficient to establish obviousness).

Respondents failed to establish by clear and convincing evidence that claims 2 and 8, which depend on claim 1, are invalid as obvious for the same reasons as claim 1. *SynQor*, *Inc.* v. *Artesyn Techs.*, *Inc.*, 709 F.3d 1365, 1375 (Fed. Cir. 2013) (dependent claims cannot be obvious "where the base claim has not been proven invalid").

Accordingly, for the foregoing reasons, Respondents have failed to prove by clear and convincing evidence that claims 1, 2, and 8 of the '506 patent are rendered obvious by Papakipos in view of Gibson. Accordingly, claims 1, 2, and 8 are not invalid as obvious over Papakipos in combination with Gibson.

b) Claims 3 and 4 Are Not Obvious Over Papakipos (RX-0376) in Combination with Gibson (RX-0368) and Zhu (RX-0359)

U.S. Patent No. 6,697,063 was issued on February 24, 2004, to Ming Benjamin Zhu ("Zhu"), from U.S. Application Serial No. 08/978,491, and claims priority to a provisional application that was filed on January 3, 1997. (RX-0359.). Zhu was considered by the PTO during the prosecution of the '506 patent. (*See* JX-0001.). There is no dispute that Zhu is prior art to the '506 patent.

Respondents alleged that claim 3 of the '506 patent, which depends on claim 1, and claim 4 of the '506 patent, which depends on claim 3, are obvious in view of Papakipos over Gibson and Zhu. (RBr. at 53, 55.).

Claim 3 requires that the parallel pipelines comprise a z buffer logic unit and a color buffer logic unit, and claim 4 places more restrictions on the z buffer logic unit of claim 3. (JX-0001 at 14:46-53.). Zhu discloses a "high performance, high quality, and low cost 3D graphics rendering pipeline" that uses a z buffer logic unit (Z Buffering 1806) and a color buffer logic unit (Color Buffer 1403). (RX-0359 at 1:11-13, 34:50-55, 37:30-34, Figs. 14, 18.).

The parties disputed whether a person of ordinary skill in the art would have a reason to combine the teachings of Zhu with Gibson to add z buffer logic units and color buffer logic units to a parallel processing pipeline. Gibson and Zhu teach alternative methods of determining which parts of a polygon should be rendered on a screen, and Complainants argue that a person skilled in the art would choose one method or the other. (RX-0368 at 6:23-34; Tr. (Edwards) at 1248:1–1249:4.). Specifically, Gibson uses "ray-casting" that sorts the images front-to-back to determine which pixels are visible and thus should be rendered, whereas Zhu uses z buffering to render the visible fragments. (RX-0359 at 3:46-49; Tr. (Edwards) at 1248:1–1249:4.).

Complainants argued that a person of ordinary skill in the art would not replace Gibson's ray-casting with Zhu's z buffering system to take advantage of Gibson's parallel pipeline because the alternative methods are incompatible with each other. (CBr. at 30-32.). However, if such a person would have a reason to combine Papakipos with Gibson, a person of ordinary skill would have a reason to add Zhu to the combination as Papakipos itself discloses a z buffer logic unit. (RX-0376 at 4:20-27; Tr. (Wolfe) at 1424:10-15.). That said, a person of ordinary skill in the art would not have a reason to combine Papakipos with Gibson, as discussed above, so such a person would also not add Zhu to the proposed combination.

Respondents relied on Zhu for disclosing the unified shader of claim 1, or any part thereof. (*Id.*). Because Respondents failed to establish by clear and convincing evidence that the combination of Papakipos with Gibson discloses the unified shader, they have also failed to establish that the combination of Papakipos with Gibson and Zhu discloses the unified shader. *SynQor*, 709 F.3d at 1375 (Fed. Cir. 2013).

For the foregoing reasons, Respondents have failed to prove by clear and convincing evidence that claims 3 and 4 of the '506 patent are rendered obvious by Papakipos in view of Gibson and Zhu. Accordingly, claims 3 and 4 are not invalid as obvious over Papakipos in combination with Gibson and Zhu.

c) Claims 1, 2, and 8 Are Not Obvious Over Donham (RX-0142) in Combination with Gibson (RX-0368)

U.S. Patent No. 6,980,209 was issued on December 27, 2005, to Christopher D. S. Donham and others ("Donham"), from U.S. Application Serial No. 10/172,174 filed on June 14, 2002. (RX-0142.). Donham was considered by the PTO during the prosecution of the '506 patent. (*See* JX-0001.). There is no dispute that Donham is prior art to the '506 patent.

Respondents alleged that Donham in view of Gibson renders obvious independent claim 1, and dependent claims 2 and 8 of the '506 patent. (RBr. at 59.).

As it relates to claim 1 of the '506 patent, Donham discloses a graphics system with a pixel shader pipeline that can be scaled to perform increasingly large number of texture operations on individual polygons. (RX-0142 at 3:1-24, 6:25-24, Fig. 2.). For example, Figure 1 of Donham shows a graphics system with one pixel shader (30), and Figure 2 of Donham shows a graphics system with two pixel shaders (60 and 80) in series (shown side-by-side below in Figure No. 20). (*Id.* at 6:1-4, 10:1-13.)




Figure No. 20: Figures 1 and 2 of Donham

(RX-0142 at Figs. 1, 2.).

In the Donham system, rasterizer 20 "generates pixel data" that is "indicative of the coordinates of a full set of pixels for each primitive, and attributes of each pixel (e.g., color


values for each pixel and values that identify one or more textures to be blended with each set of color values)." (Id. at 5:47-52.). Pixel shader 30 receives the pixel data and implements algorithms to process the pixels. (Id. at 6:1-23.).

The main dispute between the Parties is whether pixel shader 30 of Donham meets the "unified shader" limitations of claim 1. As described above, a "unified shader" is "a single shader circuit capable of performing color shading and texture coordinate shading." (Markman Order Tr. 13:10-24.). For the reasons discussed below, Respondents failed to demonstrate that Donham clearly and convincingly discloses the claimed "unified shader."

Respondents have not proven by clear and convincing evidence that a person of ordinary skill in the art would recognize that Donham discloses the claimed unified shader. Respondents asserted that the pixel shader 30 in Figure 1 of Donham is a unified shader because it receives texture and color information from rasterizer 20, makes requests to and receives data from texture subsystem 30A, and outputs final color values, just like unified shader 1100 of Figure 9 of the '506 patent. (RBr. at 22 (citing Tr. (Edwards) 1048:7-1049:18); id. at 66 (citing RX-0142 at Figs. 1, 2, 5, 6:45-52; JX-0001 at Fig. 9).). Respondents contended that the similarities between Donham Figure 1 and Figure 9 of the '506 patent, as shown below in Figure No. 21, is evidence that Donham pixel shader 30 behaves in the same manner as the Unified Shader 1100.⁴¹ (Id.).

⁴¹ The figures on this page are reproduced from page 22 of Respondent's Post-Hearing Brief, and include Respondents' annotations to the figures from the patents.

Figure No. 21: Comparison of Figure 1 of Donham and Figure 9 of the '506 Patent



RX-0142 (Donham), Fig. 1.

JX-0001 ('506 Patent), Fig. 9.

(RX-0142 at Fig. 1; JX-0001 at Fig. 9.).

The Donham specification establishes that pixel shader 30 is not a single shader circuit capable of performing color shading and texture coordinate shadings. As Respondents' expert, Dr. Edwards, conceded, Donham does not mention texture coordinate shading, or that pixel shader 30 modifies texture coordinates. (Tr. (Edwards) at 1236:6-15; *see also* Tr. (Wolfe) at 1428:24–1429:1-4.).

Respondents argued that Donham provides two examples of pixel shader 30 performing texture coordinate shading. Respondents pointed to Donham's statement that the microblender in pixel shader 30 is "capable of executing the mathematical operations required for efficient bump mapping." 42 (RBr. at 68 (quoting RX-0142 at 16:67–17:3).). Respondents pointed to the

⁴² Respondents argued that bump mapping is an example of texture coordinate shading. (Tr. (Edwards) at 1068:16-23.). Complainants and Dr. Wolfe took inconsistent positions on whether bump mapping is a type of texture coordinate shading. For example, during the claim construction proceedings in this Investigation, Complainants and Dr. Wolfe asserted that the unified shader described in the '506 and '133 patents involves texture coordinate shading to accomplish, *inter alia*, bump mapping and indirect texturing. (Comp'ls Claim Br. at 24-25, 61-63; Declaration of Dr. Wolfe in Support of Complainants' Claim Construction Brief (CXM-0001) at ¶¶ 114-115, 117.). During the evidentiary hearing, Dr. Wolfe

math units in the "microblender" component of pixel shader 30, which is depicted in Figure 5 of Donham (Figure No. 22 below), as performing "mathematical operations" that include the modification of texture coordinates. (*Id.* (citing Tr. (Edwards) at 1068:16–1069:2).). Dr. Edwards' conclusion that the math units modify texture coordinates is only with reference to Figure 5, and not with any support from the text of the specification. (Tr. (Edwards) at 1067:11–1069:2; *cf.* RX-0142 at 15:12-16, 16:38-43 (cited by Respondents at RBr. 69 to support its proposition, but these portions of Donham are silent on whether the math units modify texture coordinates).). Additionally, Figure 5 does not by itself teach the modification of texture coordinates.




Figure No. 22: Figure 5 of Donham

testified for the first time that texture coordinate shading operations do not include calculating texture addresses, bump mapping, multi-texturing, or indirect texturing. (Tr. (Wolfe) at 1378:4–1380:1.) Complainants also raised for the first time in their Post-Hearing Reply Brief that based on testimony provided by Respondents' invalidity expert, Dr. Edwards, that bump mapping can be done without performing texture coordinate shading (Tr. (Edwards) at 1229:12-14, 1259:4-6, "bump mapping is not the same as texture coordinate shading." (CRBr. at 13, 16-17.). Dr. Wolfe's and Complainants' latter position is deemed waived abandoned, withdrawn, or waived. (See G.R. 7.2, 10.1.).

(RX-0142 at Fig. 5.).

Moreover, Donham does not disclose whether the components of pixel shader 30 are on a single circuit or on multiple circuits. As seen in Figure 2, which was reproduced earlier in this section (Figure No. 22, *supra*), the pixel shader comprises numerous components, including texture addressing stage 61, texture cache 62, texture filtering stage 63, processor 64, FIFO 65, recirculating unit 71, microblender 72, microblender 73, and FIFO 74. (Tr. (Edwards) at 1264:22–1265:17; RX-0142 at 11:1-21.). Respondents' evidence that pixel shader 30 is a single circuit consists of comparisons with the unified shader of the '506 patent. (RBr. at 66.). The law, however, disfavors using the invention against the inventor in this manner. *WL Gore & Associates*, 721 F.2d at 1553.

As with Papakipos, Respondents argued that their reliance on Gibson is only for the "basic idea of using a parallel pipeline" that, when combined with Donham, disclose a graphics back-end that comprises multiple parallel pipelines each having a unified shader. (RBr. at 62 (quoting Tr. (Edwards) at 953:24–954:2).). Respondents did not rely on Gibson for disclosing the unified shader, or any part thereof. (*Id.* at 34-41.). As Donham does not disclose the unified shader, the combination of Donham with Gibson does render claim 1 of the '506 obvious.

Moreover, a person of ordinary skill in the art would not have a reason to combine Gibson with Donham, for the same reasons such a person would not combine Gibson with Papakipos. (*See id.* at 62-63 ("[T]he exact same motivations to combine, and the same supporting disclosures of Gibson, that were applicable for Papakipos . . . which are hereby incorporated by reference, are similarly applicable for the combination of Donham and Gibson.").)

Respondents failed to establish by clear and convincing evidence that claims 2 and 8,

which depend on claim 1, are invalid as obvious for the same reasons as claim 1. *SynQor*, 709 F.3d at 1375 (dependent claims cannot be obvious "where the base claim has not been proven invalid").

Thus, for the foregoing reasons, Respondents have failed to prove by clear and convincing evidence that claims 1, 2, and 8 of the '506 patent are rendered obvious by Donham in view of Gibson. Accordingly, claims 1, 2, and 8 are not invalid as obvious over Donham in combination with Gibson.

d) Claims 3 and 4 Are Not Obvious Over Donham (RX-0142) in Combination with Gibson (RX-0368) and Zhu (RX-0359)

Respondents relied on Zhu to disclose the z buffer logic unit and color buffer logic unit of claims 3 and 4 of the '506 patent, in the same way as described in relation to Papakipos. (RBr. at 71 ("Dr. Edwards relies on the exact same disclosures in Zhu in support of his obviousness opinions for both the Papakipos and Donham primary references.").). Similarly, Respondents relied on the same motivation to combine Zhu with Donham and Gibson as with Papakipos and Gibson. (*Id.* at 71-72 (citing Tr. (Edwards) at 1080:7–1081:6 ("Q: So can you tell us what the motivation to combine is for Zhu with Donham and Gibson? A: So it's the same motivation that I explained for Papakipos, with Gibson and Zhu.")).).

The conclusions reached with Papakipos apply here. If a person of ordinary skill in the art would have a reason to combine Dunham with Gibson, the person would also have a reason to add Zhu to the combination. However, such a person would not have a reason to combine Dunham with Gibson, so such a person would not add Zhu to the proposed combination. Respondents also do not contend that Zhu discloses a unified shader as required by claim 1, or any part thereof.

Because Respondents failed to establish by clear and convincing evidence that the combination of Donham with Gibson discloses the unified shader, they have also failed to establish that the combination of Donham with Gibson and Zhu discloses the unified shader. *SynQor*, 709 F.3d at 1375 (Fed. Cir. 2013).

For the foregoing reasons, Respondents have failed to prove by clear and convincing evidence that claims 3 and 4 of the '506 patent are rendered obvious by Donham in view of Gibson and Zhu. Accordingly, claims 3 and 4 are not invalid as obvious over Donham in combination with Gibson and Zhu.

VIII. U.S. PATENT NO. 7,796,133

A. Overview of Infringement

Complainants have alleged that the Multipipe and Singlepipe Accused Products ("the '133 Accused Products") infringe claims 1 and 3 of the '133 patent. (CPBr. at 63-70; CBr. at 73-91.). Complainants and Respondents have stipulated that the following are representative of the '133 Accused Products that Complainants have accused of infringing the asserted claims of the '133 patent.

Chart No. 15: Multipipe and Singlepipe Accused Products

Accused Vizio Products covered by Representative Product	Vizio Rep. Product	System Prod. Category	Commercial Name	Graphics Processor Model Name
All accused Vizio products that contain a		SOC		
All accused Vizio products that contain a		SOC		(A complete second)

Accused Vizio Products covered by Representative Product	Vizio Rep. Product	System Prod. Category	Commercial Name	Graphics Processor Model Name
All accused Vizio products that contain a		SOC		
All accused Vizio products that contain an		SOC		

(JX-0011C at 1-4.).

For the same reasons discussed with regard to the '506 patent in Section VII.B, *supra*, there is no dispute that the incorporated into Respondents MediaTek and SDI's SoCs accurately describe the structure, function, and operation of the '133 Accused Products. In addition, the evidence reflects that the '133 Accused Products all function the same way for purposes of determining infringement. (Tr. (Reinman) at 280:15-25.).

Based on the , and evidence adduced in this Investigation, the '133 Accused Products do not infringe the asserted claims of the '133 patent.

B. Relevant Claim Terms

The following constructions of the claim terms recited in the asserted claims of the '133 patent have been agreed upon by the parties or adopted by this Court. 43

Chart No. 16: Constructions of Claim Terms Relevant to the '133 Patent

Claim Term	Construction
"unified shader" (claims 1 and 3)	A single shader circuit capable of performing color shading and texture coordinate shading. (<i>Markman</i> Order Tr. at 13:10-24.).
"rasterizer" (claim 1)	Circuit that generates texture coordinates and color values for a block of pixels. (<i>Id.</i> at 14:6-13.).
"packet" (claim 1)	Plain meaning, such as data bundle containing texture, coordinate and color value information for a block of pixels. (<i>Id.</i> at 21:5-17.).
"shading processing mechanism" / "said shading mechanism" (claim 1)	Plain meaning, the structure corresponding to the "shading processing mechanism" is recited in the claim. (<i>Id.</i> at 21:18–22:12.). This is not a means-plus-function limitation.

C. The '133 Accused Products Do Not Infringe Claims 1 and 3 of the '133 Patent

1. Claim 1 of the '133 Patent

a) "A unified shader comprising"

For the same reasons discussed in Section VII.D.1(f) with respect to the "unified shader"

⁴³ The Parties disputed the meaning of additional claim terms recited in claims that have been terminated from this Investigation. Those terms are not included in Chart No. 15.

Public Version

limitation of claim 1 of the '506 patent, Complainants have proven by a preponderance of evidence that the '133 Accused Products include a unified shader in the form of an and and meet the preamble of claim 1 of the '133 patent. (See Section VII.D.1(f).).

b) "an input interface for receiving a packet from a rasterizer"


contains an input interface for receiving a packet from a rasterizer. The term "rasterizer" was construed to mean a "circuit that generates texture coordinates and color values for a block of pixels." (*Markman* Order Tr. at 14:6-13.). A "packet" was construed to mean a "data bundle containing texture, coordinate and color value information for a block of pixels." (*Id.* at 21:5-17.).

The evidence adduced in this Investigation fails to establish that the


Each includes a			(in yellow
below) that performs to generate and	output raster	ized color va	lues and tex	kture
coordinates for a block of pixels. (Id. at 283:6-15;	; CDX-0006C	C; CX-1435C	.0038.). Th	ie
contains a (in green be	elow), which	receives the r	asterized co	olor
values and texture coordinates from the	- N #4 			(in
red below). (Tr. (Reinman) at 284:1-20; CDX-000	06C; CX-143	5C.0037.).		



Figure No. 23: Dr. Reinman's Source Code Diagram Showing a "Rasterizer"



(CDX-0006C (annotated).).



At the center of the Parties' dispute is whether the (1) operates on a "block of pixels"; and (2) sends a "packet," i.e., "data bundle containing . . . information for a block of pixels." (Tr. (Reinman) at 281:24–285:17; Tr. (Lastra) at 771:24–772:4.). For the reasons discussed below, Complainants failed to demonstrate that the accused satisfies these claim limitations.

With respect to the "block of pixels" limitation, Dr. Lastra opined that the does not meet the rasterizer element because rather than receiving a task to generate texture coordinates and color values for a block of pixels as described in the '133 patent, the

. (Tr. (Lastra) at 771:10-20

(emphases added), 772:4-8

(emphasis added).).

Complainants argued that "[n]othing in the construction of the term 'rasterizer' states that texture coordinates and color values need to be generated 'together" or requires that a circuit that generates texture coordinates and color values for a block of pixels must generate all of the texture coordinates and color values for that block at the same time." (CBr. at 75 (emphases added) (citing Tr. (Lastra) at 771:6-13; RPBr. at 66).). However, as Respondents contended, Complainants' arguments miss the point. As Dr. Lastra explained, the issue is not whether the

whether the operates on a block of pixels at all, as required by the claim construction. (Tr. (Lastra) at 771:9-20.). Dr. Lastra testified that the (Id.).

Complainants also contended that Dr. Lastra's testimony that texture coordinates and color values need to be generated "together" directly contradicts the '133 patent specification's disclosure that the rasterizer can generate texture addresses (i.e., texture coordinates) and color values in any order. (CBr. at 75 (citing JX-0003 at 5:11-14).). However, the rest of this sentence to which Complainants cited indicates that the rasterizer of the '133 patent "generates a texture address (tc) and rasterization color (rc) in any suitable format and order at a rate of one pixel quad (a quad is a 2×2 tile of pixels) every clock," i.e., a block of pixels. (JX-0003 at 5:11-14.).

Additionally, Complainants asserted that an embodiment of the '133 patent describing a rasterizer that only generates two texture coordinates and two color values associated with one pixel of the block of pixels per clock cycle contradicts Dr. Lastra's opinion that all of the texture coordinates and color values for a block of pixels must be generated *at the same time*. (CBr. at 76 (citing JX-0003 at 8:52-53).). This example of texture operation before packet transmission is inapposite and fails to support Complainants' assertion for at least two reasons.

First, nothing in the cited passage discloses that the two texture coordinates and two color values generated for that one pixel alone are outputted to the unified shader, that is, that they are not bundled with texture coordinates and color values generated for other pixels before being sent to the unified shader as a "packet." In fact, the specification repeatedly discloses that: (1) "[a]s data for *each block of pixels* is received from the rasterizer, a 'control token' is generated" (JX-0003 at 6:38-40) (emphasis added); (2) "[t]he control token contains a small amount of

information describing *this block of pixels*" (*id.* at 6:40-41) (emphasis added); and (3) "[r]asterizer **400** generates packets of data containing information for *a block of 16 pixels (4 quads)*" (*id.* at 6:48-49) (emphasis added). Second, as defined above, the "rasterizer" recited in claim 1 was construed to mean a "circuit that generates texture coordinates and color values for a *block of pixels.*" (Markman Order Tr. at 14:6-13.). That the specification also includes embodiments that may involve the transmission of texture coordinates and color values for a single pixel is irrelevant.

Tellingly, the original claim construction dispute centered on whether the "packet" must contain information for "16 pixels" (Respondents' proposed construction) or "a block of pixels" (Complainants and Staff's proposed construction). (See, e.g., Comp'ls Claim Br. at 69.). Thus, the Parties and Staff agreed that a packet must contain information for multiple pixels. (See id. at 70 ("the specification is not silent regarding the fact that the packets described in the '133 patent contain texture coordinate and color value information for pixels."). None of the Parties argued that a "packet" should be construed to encompass a single value for a single pixel, [1]. (See id.).

With regard to the "packet" limitation, the adopted construction of a "packet" requires a "data bundle," not | . As discussed immediately above with respect to the "block of pixels" limitation, Dr. Lastra persuasively testified that the [Id. at 771:21–772:8.].

For the reasons discussed above, Complainants have failed to prove by a preponderance of evidence that the '133 Accused Products meet this limitation recited in claim 1 of the '133 patent.

c) "a shading processing mechanism configured to produce a resultant value from said packet by performing one or more shading operations"

For the reasons described above in Section VIII.C.1(b), the SoCs containing an do not meet this limitation, as the alleged "shading processing mechanism" does not receive a "packet," and thus cannot produce a "resultant value from said packet."

Accordingly, Complainants have failed to prove by a preponderance of evidence that the '133 Accused Products meet this limitation recited in claim 1 of the '133 patent.

d) "wherein said shading operations comprise both texture operations and color operations and comprising at least one ALU/memory pair operative to perform both texture operations and color operations wherein texture operations comprise at least one of: issuing a texture request to a texture unit and writing received texture values to the memory"


Evidence presented in this Investigation fails to demonstrate that the comprises at least one ALU/memory pair operative to perform both color operations and the recited texture operations. (Tr. (Reinman) at 288:9–294:19.).

With regard to the ALU/memory pair limitation, Complainants' expert, Dr. Reinman, opined that the (in red below), and (in purple below) correspond to the SRAM, ALU, and control disclosed in Figure 2 of the '133 patent, and that these components together constitute the ALU/memory pair recited in this limitation. (Tr. (Reinman) at 291:14-21 ("The ALU/memory pair is the combination of formula to the combination of the second potential to the second pote




the memory that allows them to operate together on a common color shading or texture coordinate shading operation.").).

Figure No. 24: Comparing Dr. Reinman's "ALU/Memory Pair" with Figure 2 of the '133 Patent



(CDX-0006C (annotated); JX-0003 at Fig. 2 (annotated).).



As Dr. Lastra, Respondents' expert, pointed out, Dr. Reinman's ALU/memory pair (in

red below) essentially includes the entire unified shader architecture of the '133 patent, which is shown in Figure No. 25 (Figure 2 of the '133 patent), below. (Tr. (Lastra) at 778:9-19 ("So comparing Dr. Reinman's ALU to the '133 patent, can you identify on this figure, which is figure 2 from the '133 patent, what Dr. Reinman claims is the ALU? A: What I've done is identified in red -- in a red box what Dr. Reinman has -- the equivalent in the '133 patent, figure 2 of what Dr. Reinman has identified as an ALU/memory pair, which is essentially the *whole processor*.") (emphasis added).




Figure No. 25: Figure 2 of the '133 Patent


(JX-0003 at Fig. 2 (annotated).).



Instead of identifying "an ALU/memory pair," Dr. Reinman identified an entire processor—the entire alleged "unified shader" itself—including , as shown in Figure No. 26 below. (Tr. (Lastra) at 778:9-19; (Tr. (Reinman) at 190:16–191:7 (Q: What are the exemplary elements of the *unified shader* architecture in the '133 patent? A: So there's three key elements here. We have got the computational resources, labeled here as ALU. We have the memory, labeled here as SRAM, and we've got the control that orchestrates and allows these components to act as a

Figure No. 26: Comparing Dr. Reinman's "ALU/Memory Pair" With Dr. Reinman's Unified Shader

pair, which is the control.") (emphasis added).).




(CDX-0006C (annotated).).

The inclusion of the control resource in the ALU/memory pair is not consistent with the specification and claims of '133 patent. To begin with, the '133 patent claims as separate and distinct elements an "ALU" (claim 1) (id. at 11:49-64 ("A unified shader comprising . . . a shading processing mechanism . . . comprising at least one ALU/memory pair") and "control logic" (claim 6, dependent on claim 1) (id. at 12:9-14 ("The unified shader of claim 5 further comprises control logic "). Reading the control logic limitation recited in claim 6 into the ALU/memory pair limitation recited in claim 1 would render the control logic limitation superfluous. Dig.-Vending Servs. Int'l, LLC v. Univ. of Phx., Inc., 672 F.3d 1270, 1275 (Fed. Cir. 2012) (quoting Bicon, Inc. v. Straumann Co., 441 F.3d 945, 950 (Fed. Cir. 2006)) ("If 'registration server' were construed to inherently contain the 'free of content managed by the architecture' characteristic, the additional 'each registration server being further characterized in that it is free of content managed by the architecture' language in many of the asserted claims would be superfluous. This construction is thus contrary to the well-established rule that 'claims are interpreted with an eye toward giving effect to all terms in the claim.""). Thus, Dr. , contradicts how the '133 Reinman's "ALU/memory pair," which includes the patent describes these discrete components and illustrates the multiple ALU/SRAM pairs as separate from the control element.

Moreover, while the '133 patent does not disclose that an ALU/memory pair cannot include any control circuitry, the ALU/memory pairs described in the specification explicitly state that the ALUs do not contain control capability. (*See* JX-0003 at 9:26-36 ("No flow control is needed for this ALU"); *see also id.* at Fig. 7.). Specifically, the '133 patent expressly describes and depicts the "control" as separate from its "ALU" and "SRAM."




Figure No. 27: Excerpt of Figure 2 of the '133 Patent



(JX-0003 at Fig. 2.).

Figure No. 28: Dr. Reinman's Source Code Diagram Showing a "Texture Unit"



(CDX-0006C (annotated).).


Based on Dr. Reinman'	s testimony, Con	nplainants argue	ed that the	e tijk gillen 🎚	
Control of the Contro	n purple above) o	of the ALU/mer	nory pair issues		
by sending a			(in yello	ow above), to) the
		(ir	ı yellow above),	to the	E.
. (Tr. (Reinman) at 298:1-4	, 299:4-14, 618:	11-23, 659:16	661:9, 810:6–81	1:17; CDX-	
0006C.). As discussed directly	above, the	was	found not to be	a part of the	
ALU/memory pair. Thus, this	aspect of Compla	iinants' argume	ent fails.		
Referring to the illustrate	ion below (Figu	e No. 29), Dr. 1	Reinman also tes	tified that wl	hen
the the second					
					1
	tara				
Type against a great and a	.44 (Tr. (Rei	nman) at 307:2	3–308:8, 338:22	-341:4, 1312	2:8–
1316:12.). ⁴⁵			4		

⁴⁴ In Respondents' MIL No. 4 (Motion Docket No. 1044-058 (Nov. 3, 2017)) and Motion to Strike (Motion Docket No. 1044-070 (Dec. 22, 2017)), Respondents asserted that Dr. Reinman's was untimely disclosed and exceeded the scope of Complainants' infringement contentions, respectively. Both motions were denied. (*See* Pre-Hearing Tr. at 47:12-13; Order No. 62 (Apr. 12, 2018).).


of the '506 patent. (See CBr. at 54-57.). These arguments were not discussed in the analysis of that claim because claim 1 of the '506 only requires a unified shader "programmable to perform texture shading," and does not specifically require that the unified shader "issue texture requests to a texture unit," as is the case with claim 1 of the '133 patent. For this reason, Complainants' | theory is only discussed here, in the context of claim 1 of the '133 patent.



Figure No. 29: Depiction of Dr. Reinman's Theory



(CDX-0100C.101.).




(CBr. at 84-85 (emphases in original) (quoting CX-1435C.0204, 0223); Tr. (Reinman) at 338:22-341:4, 1312:8-1316:12.).

However, the text upon which Dr. Reinman relied refutes his testimony and supports

Respondents' assertion that in the property is still issued by the control of the contr








(Tr. (Larri) at 669:9-670:25 (emphases added).

Mr. Larri also provided the following testimony with regard to the




(Id. at 656:22-657:11 (emphasis added).).

Mr. Larri's testimony was corroborated by Dr. Lastra. (Tr. (Lastra) at 740:19-24 ("Q: Do you agree with Dr. Reinman that the may issue any issue a

In addition, Dr. Reiman opined that the does not modify the





With regard to the "texture operations compris[ing] at least one of... writing received texture values to the memory" limitation, Complainants argued in their Pre-Hearing Brief that

(CPBr. at 67 (citations omitted).). Complainants did not raise or discuss this argument in their Initial Post-Hearing Brief. Thus, it is deemed waived.

(See Ground Rule 10.1.). In their Initial Post-Hearing Brief, Complainants simply maintained that the ALU/memory pair need only perform one of the examples of texture operations. (CBr. at 86.). That assertion was not raised in Complainants' Pre-Hearing Brief and is similarly deemed abandoned or withdrawn. (See Ground Rule 7.2.).

For the foregoing reasons, Complainants have failed to prove by a preponderance of evidence that the accused ALU/memory pair issues a texture request to a texture unit or writes received texture values to the memory. Accordingly, the '103 Accused Products do not meet this limitation recited in claim 1 of the '133 patent.

e) "wherein the at least one ALU is operative to read from and write to the memory to perform both texture and color operations"

The evidence adduced in this Investigation fails to establish that at least one ALU is operative to read from and write to the memory to perform both texture and color operations. For the reasons discussed in Section VIII.C.1(d) above, neither the ALU nor the memory of the ALU/memory pair issues a texture request to a texture unit. Moreover, Complainants did not advance any meaningful arguments with regard to whether the accused ALU/memory pair writes received textures values to the memory. (See Section VIII.C.1(d), supra.).

Accordingly, Complainants have failed to prove by a preponderance of evidence that the '103 Accused Products meet this claim limitation recited in claim 1 of the '133 patent.

f) "an output interface configured to send said resultant value to a frame buffer"

For the reasons described above in Sections VIII.C.1(b) and (c), the SoCs containing an do not meet this limitation, as the alleged "shading processing mechanism" does not receive a "packet," and does not produce a "resultant value from said packet." Thus, the alleged "output interface" cannot be "configured to send said resultant value to a frame buffer."

Accordingly, Complainants have failed to prove by a preponderance of evidence that the '133 Accused Products meet this limitation recited in claim 1 of the '133 patent.

Because Complainants failed to prove that the in the '103 Accused Products involves the claimed "packet," and an ALU/memory pair and an ALU that can issue a texture request to a texture unit, the '103 Accused Products do infringe claim 1 of the '133 patent.

2. Claim 3 of the '133 Patent

a) "The shader of claim 1 wherein said output interface sends said value to said frame buffer using a valid-ready protocol."

For the reasons stated above in the discussion of claim 1, claim 1 is not infringed. Since claim 3 depends from claim 1, claim 3 is not infringed. See Municuction, Inc. v. Thomson Corp., 532 F.3d 1318, 1328-29 n.5 (July 14, 2008) ("A conclusion of noninfringement as to the independent claims requires a conclusion of noninfringement as to the dependent claims."); Monsanto Co. v. Syngenta Seeds, Inc., 503 F.3d 1352, 1359 (Oct. 4, 2007) ("One who does not infringe an independent claim cannot infringe a claim dependent on (and thus containing all the limitations of) that claim."); Wahpeton Canvas Co. v. Frontier, Inc., 870 F.2d 1546, 1553 (Mar. 20, 1989) ("It is axiomatic that dependent claims cannot be found infringed unless the claims from which they depend have been found to have been infringed.").

D. Validity

1. Legal Standard: Anticipation

A determination that a patent is invalid as being anticipated under 35 U.S.C. § 102 requires a finding, based upon clear and convincing evidence, that each and every limitation is found either expressly or inherently in a single prior art reference. *See, e.g., Celeritas Techs. Inc. v. Rockwell Int'l Corp.*, 150 F.3d 1354, 1361 (Fed. Cir. 1998). Anticipation is a question of fact, including whether a limitation, or element, is inherent in the prior art. *In re Gleave*, 560 F.3d 1331, 1334-35 (Fed. Cir. 2009). The limitations must be arranged or combined the same way as in the claimed invention, although an identity of terminology is not required. *Id.* at 1334 (noting that "the reference need not satisfy an *ipsissimis verbis* test"); MPEP § 2131.

In addition, the prior art reference's disclosure must enable one of ordinary skill in the art to practice the claimed invention "without undue experimentation." *Gleave*, 560 F.3d at 1334-35. A prior art reference that allegedly anticipates the claims of a patent is presumed enabled; however, a patentee may present evidence of nonenablement to overcome this presumption.

Impax Labs., Inc. v. Aventis Pharms. Inc., 468 F.3d 1366, 1382 (Fed. Cir. 2006). "[W]hether a prior art reference is enabling is a question of law based upon underlying factual findings."

Gleave, 560 F.3d at 1335.

2. None of the Asserted Claims of the '133 Patent Are Invalid as Anticipated

a) Claim 1 Is Not Anticipated by Rich (RX-0486)

U.S. Patent No. 6,108,460 issued on August 22, 2000, to Henry H. Rich ("Rich"), from U.S. Patent Application Serial No. 08/661,028 ("the '028 application") filed on June 10, 1996. (RX-0486.). The '028 application claims priority to U.S. Provisional Application Serial No. 60/032,799, which was originally filed on January 2, 1996 as U.S. Patent Application Serial No.

08/582,085. (*Id.* at 1:4-9.). There is no evidence that Rich was considered by the PTO during the prosecution of the '133 patent. (*See* JX-0003.). There is also no dispute that Rich is prior art to the '133 patent. (CPBr. at 84-87.).

Respondents alleged that Rich anticipates independent claim 1 of the '133 patent. (RBr. at 81.). Specifically, Respondents argued that Rich discloses a "unified shader" having "at least one ALU/memory pair operative to perform both texture operations and color operations." (RBr. at 78 (citing Tr. (Edwards) at 942:7–955:16, 1084:2–1152:14).).


The crux of the dispute between the Parties is whether Rich discloses: (i) the claimed "unified shader"; (ii) "an input interface for receiving a packet from a rasterizer"; (iii) "texture operations compris[ing] at least one of: issuing a texture request to a texture unit and writing received texture values to the memory"; and (iv) "at least one ALU is operative to read from and write to the memory to perform both texture and color operations." (CRBr. at 43.). For the reasons discussed below, Respondents failed to demonstrate that Rich clearly and convincingly discloses these claim limitations.

Rich is directed to a system for reducing bottlenecks during computational tasking that occurs when a graphics pipeline in a GPU is generating a graphics image for display. (RX-0486 at 3:65-67.). The system disclosed in Rich involves a plurality of parallel processing elements and groups arrays of processing elements together so that they may share computing and data storage resources during computational tasking. (*Id.* at 4:3-16.). Such load sharing reduces the potential for, and degree of, computational bottlenecking. (*Id.* at 4:15-16.). This system carries out four (4) functions to convert data into an image that is output to a frame buffer: (i) geometric processing, (ii) rasterization, (iii) shading/texturing, and (iv) composition. (*Id.* at 9:53-56.).

Dr. Edwards, Respondents' invalidity expert, testified that: (i) multiple panels 35 (in

yellow below) and processing elements 32 (in red below) disclosed in Rich correspond to the claimed "unified shader"; and (ii) each processing element 32 contains an ALU 33 paired with memory 34. (Tr. (Edwards) at 1086:22–1088:14; RX-0486 at Fig. 2.).

Figure No. 30: Figure 2 of Rich Depicting Multiple Panels and Processing Elements



(RX-0486 at Fig. 2 (annotated).).

Despite his testimony on direct, Dr. Edwards acknowledged on cross-examination that Rich does not disclose "texture coordinate shading," as required by the adopted construction of a "unified shader."

Q: ... The words "texture coordinate shading" don't appear anywhere in the quotes that you're relying on for texture coordinate shading, do they?

A: Oh, the phrase "texture coordinate shading," no, does not appear in Rich.

Q: So it's not explicitly -- texture coordinate shading is not explicitly mentioned in those quotes; correct?

A: Those three words do not appear in that order.

(Tr. (Edwards) at 1196:15-24; see also Tr. (Wolfe) at 1390:22-25 ("[Rich] doesn't describe anything in its system as modifying or changing coordinates."); see also id. at 1388:18-23, 1403:7-13.).

Respondents represented that "Rich expressly discloses that Processing Element 32 within Panel 35 can *modify* '[t]exture u, v values' (i.e., texture coordinates)." (RBr. at 83 (emphasis added) (citing RX-0486 at 10:66–11:16).). As Complainants pointed out, Rich makes no such disclosure in the cited language or otherwise. Rather, the cited passage states that

"[t]exture u, v values are then *generated* by the processing elements 32." (RX-0486 at 11:5-7 (emphasis added); CRBr. at 46.).

Experts for both Complainants and Respondents agreed that the mere generation of texture coordinates is not texture coordinate shading. (Tr. (Edwards) at 1221:8–1224:11 (describing a texture mapping process—which includes generating perspective correct texture coordinates—as not involving "texture coordinate shading"); Tr. (Wolfe) at 1378:8-24, 1450:20-21.). As Respondents' expert, Dr. Edwards, confirmed, texture coordinate generation simply creates texture coordinates in the first instance. (Tr. (Edwards) at 1220:22–1224:24.). Additionally, both Dr. Edwards and Dr. Wolfe confirmed that texture coordinate cannot be *shaded* unless it exists, and it does not exist until it is generated (i.e., rasterized and associated with a pixel). (Tr. (Edwards) at 1220:22–1223:6, 1224:9–1225:20; Tr. (Wolfe) at 1377:14–1378:7, 1390:4-17.).

This is consistent with the '133 patent and the adopted construction of "unified shader," both of which distinguish between texture coordinate generating (a function of the rasterizer) and texture coordinate shading (a function of the unified shader). (*Markman* Order Tr. at 13:21-24; JX-0003 at 4:67–5:2 ("Unified shader 100 performs per-pixel shading calculations on rasterized values that are passed from a rasterizer unit 110."), 5:11-14 ("rasterizer 200 generates a texture address (tc)"); *see also* Tr. (Reinman) at 172:15–174:7 ("We've got rasterization is [sic] the first step, and it's still generating texture coordinates for those incoming pixels. . . . But now that we have those texture coordinates per pixel, we can then go into texture coordinate shading at the unified shader and we can refine them, modify them."); CDX-0100.15, 16.).

Respondents also contended that processing elements **32** perform texture coordinate shading because they "perspective correct" texture coordinates. (RBr. at 83.). This is contrary to

Dr. Wolfe's testimony on direct, and Dr. Edwards' testimony on cross-examination, that perspective correction is one of the operations that a rasterizer would do when *generating* texture coordinates in the first instance, *before* texture coordinate shading can take place. (Tr. (Wolfe) at 1381:4-9, 1383:8–1384:2; Tr. (Edwards) at 1222:14-17, 1224:9–1225:20.).

Judge McNamara: Okay. I have one question, then, before you go, Dr. Wolfe. Earlier in your testimony today, you were talking about the '133 patent, figure 2, and there was a term you used, and I quoted, and you mentioned this twice, the generated coordinates are perspective corrected.

A: Yes.

Judge McNamara: What does that mean?

A: So when I look at this board here, I see it in perspective. It looks to me like it's getting smaller as it gets further away. So part of the ordinary generation of texture coordinates is that you incorporate that in your generation equation. When you generate them, if they're far away, you make them appear smaller. And that's what we call perspective correction.

(Tr. (Wolfe) at 1458:15–1459:6 (emphasis added).

Additionally, Respondents asserted that "converting texture coordinates to 'MAP addresses' (i.e., texture addresses)" is texture coordinate shading. (RBr. 83-84.). Respondents' assertion is refuted by testimony from their own expert, Dr. Edwards, who testified that determining the texture address (the location in memory that stores color information associated with a texture coordinate) associated with a texture coordinate (the location of that same color information in the texture map) is part of the normal texture fetch process and does not involve modifying/shading the texture coordinate.

- Q: The texture coordinate is pointing to a place in the map itself, the longitude/latitude?
- A: That's correct.
- Q: To get the actual information, you need to be able to go where in the memory that longitude and latitude information was actually stored; right?

A: Yes. You need to have the texture coordinates in a form where you can use that to figure out where physically in the memory it is.

Q: And to do that, you use the texture coordinate and you get its pertinent texture address; right? There's a corresponding texture address that says [where for] that texture coordinate you should go in the memory and get that text data; correct?

A: Well, I think of coordinates and addresses being essentially synonymous. And I understand that AMD has that position as well.

Q: Well, they're a little different, but they're synonymous in that they're pointing to the same area in the same information, it's just that one is in the map and one is in the memory; correct?

A: They're just different numbers to refer the same place in the map.

Q: Same place in the map; right?

A: Yes.

Q: Okay. None of that involved texture coordinate shading; correct?

A: Not necessarily.

Q: Your version yesterday to get the smooth map is what we just described, and you said that wasn't texture coordinate shading; correct?

A: Texture coordinate shading was not required to do that.

(Tr. (Edwards) at 1223:9–1224:16 (emphases added).).

Thus, Rich does not disclose the "unified shader" required in claim 1.

Respondents also asserted that Rich expressly discloses "an input interface for receiving a packet from a rasterizer." (RBr. at 84.). Dr. Edwards opined that a separate panel 35 of the plurality of panels 35 (i.e., not the panel 35 that is operating as the claimed "unified shader") may function as a "rasterizer" because processing elements 32 in panel 35 are capable of rasterizing data to generate "contributions" (also referred to as "primitive contributions" and "primitives"). (Tr. (Edwards) at 1096:14–1099:10.). Dr. Edwards explained that the contributions generated by panel 35 contain "information associated with a pixel which allows

for the determination of a contribution value" and that this "information" includes texture coordinates and color values. (RX-0486 at 10:54-65; Tr. (Edwards) at 1097:16–1110:16.).

However, as Dr. Wolfe noted, the disclosed "contribution" does not meet the adopted construction of "packet." (Tr. (Wolfe) at 1398:1-19.). As an initial matter, the passage on which Respondents relied does not mention texture coordinate information. Rather, it only describes that each primitive contribution includes general information associated with a single pixel.

As used herein, the term contributions refers to information associated with a pixel which allows for the determination of a contribution value. A final pixel value is then created by a combination of contribution values associated with a given pixel. The remaining primitive contributions are then optionally scattered through the processing element array 30 so that each processing element 32 only handles one contribution as seen in block 61. When each processing element 32 of the processing element array 30 has been assigned a contribution, then the shading/texturing function is performed as reflected in block 63.

(RX-0486 at 10:54-65 (emphasis added).). As Dr. Wolfe explained, "what's been identified by Dr. Edwards is that there is a communication, that's described in box **61** in the flowchart of Rich, in which information about pixels is sent from one processing element **32** to another. And that information about pixels does not match the Court's construction of packet" (Tr. (Wolfe) at 1397:24–1398:19.).

Moreover, the primitive contributions identified by Dr. Edwards cannot include texture coordinate information, as Respondents argued, because the texture coordinates are not generated until *after* the primitives are distributed. (Tr. (Wolfe) at 1398:14-16 ("[W]hat's [sent] in block 61 does not contain texture coordinates. Those are generated later."). Furthermore, Dr. Wolfe explained that until the primitives are distributed, there is no generation of texture coordinates.

Q: And so, Jim, can you pull up column 10, lines 66 through column 11, lines 16 [of Rich]. What's described here, Dr. Wolfe?

A: What this says is that block 71, which is shown in Figure 5, the u, v values for a texture lookup are generated for the first time. And this happens after the alleged packets have been distributed. And it's the only discussion of u, v values. The only reasonable way to read this is there are no u, v values in the contributions, and they are generated, in box 71 after the packets arrive at the processing elements.

(Tr. (Wolfe) at 1401:4-14 (emphases added) (citing RX-0486 at 10:66–11:16); *see also* Tr. (Edwards) at 1204:23–1206:3; Tr. (Wolfe) at 1397:24–1398:19, 1400:12–1402:3.).

This is consistent with the disclosure in Rich, which specifies that the texture coordinates are not generated until step 71, after the primitives are distributed in step 61.

The remaining primitive contributions are then optionally scattered through the processing element array 30 so that each processing element 32 only handles one contribution as seen in block 61. When each processing element 32 of the processing element array 30 has been assigned a contribution, then the shading/texturing function is performed as reflected in block 63.

FIG. 5 illustrates the shading/texturing and composition functions of the image generation system. Once each processing element 32 has been assigned a contribution as seen in block 63 then, for each assigned contribution each processing element 32 optionally calculates one or all of lighting, fog and smooth shading values as seen in block 71. Texture u, v values are then generated by the processing elements 32 and perspective corrected if required as shown in block 71.

(RX-0486 at 10:58–11:7 (emphases added), Figs. 4 and 5.).

Thus, Rich fails to disclose "an input interface for receiving a packet from a rasterizer," as required by claim 1.

Furthermore, Dr. Edwards opined that processing elements 32 request texture map data and thus "issu[e] a texture request to a texture unit." (Tr. 1107:25–1109:25.). He relied, *inter alia*, upon the following two (2) passages in Rich: (i) "[t]exture texels are then looked up by reading the texture maps from memory through the memory interface 44"; and (ii) "256 PEs [processing elements] 32 are requesting texture map data." (*Id.*; RX-0486, 11:5-12, 22:19-36.). However, Dr. Edwards did not identify a texture module, much less one that receives the

necessary texture request from processing elements 32.

Dr. Edwards also testified that processing elements 32 write to memory 34 the texture values that they receive as a result of sending texture requests. (Tr. (Edwards) at 1108:17-22.). However, the two (2) passages to which Dr. Edwards referred do not clearly describe such an action.

Next, in block 120, the block of texel data is transmitted to each processing element. Preferably, this is done by broadcasting the block address, followed by a timing code, and then, the individual texel data elements in a predetermined order indicated by the timing code. Each processing element can select, in block 121, the texel data it needs from the stream of broadcast data. After each block is broadcast, a test is performed in block 122 to determine whether more blocks remain to be retrieved for the current list. If there are more blocks to be retrieved, control is returned to block 118. If there are no more blocks, computation of the pixel data proceeds in block 123. Pixel colors and intensities are computed in block 123 using standard techniques. The color component for a pixel is found by tri-linear interpolation from the corresponding color components of the eight nearest texel values.

* * *

With respect to the computation of pixel data in block 123 of FIG. 10, note that the full texel address stored in a PE 32 is a fractional address, which can be converted to a block address for a texel block, plus offset information. The block address designates an 8 by 8 block in texture space.

(RX-0486 at 22:27-42, 28:1-5.).

As Dr. Wolfe testified, there is no disclosure in any of these passages, or anywhere in Rich, that indicates that the texture values that processing elements 32 receive as a result of the texture request are stored in memory 34. (Tr. (Wolfe) at 1395:8–1396:5.). He also provided persuasive testimony that Rich does not describe to where the texture data might be written.

Q: ... What does Rich disclose about where the ALU writes texture data to?

A: Well, it doesn't disclose anything about where it writes texture data to. If we look at the figure in Rich, we can see that there are lots of different places in which the ALU can read results from or can write results to. And Dr. Edwards has identified the [ALU/memory pair] memory as memory 34, right. And there's

no disclosure that texture data is read from memory 34 or that color data is read from memory 34 or that texture data is written to memory 34 or that color data is written to memory 34. The discussion of memory 34 occurs mostly in other parts of the disclosure, where it talks about geometry data being written there or mask data being written there. But certainly not texture data.

* * *

Q: Now if the ALU needs to read in information from somewhere, is the only source that it can use memory 34?

A: No, it's got an M register that it can use and it's got some scratch pad registers that it can use, or it can just directly use the data as it comes through the M register. There's no reason for it to write it to memory. If it's waiting for this texture data, it just uses it right away. It doesn't write it to memory and save it for later.

(Tr. (Wolfe) at 1395:8-1396:19 (emphases added).).

Dr. Edwards' testimony, including his opinion, has been given little weight.

For the foregoing reasons, Respondents have failed to prove by clear and convincing evidence that Rich anticipates claim 1 of the '133 patent.

b) Claims 1 and 3 Are Not Anticipated by Poulton (RX-0146)

U.S. Patent No. 5,481,669 issued on January 2, 1996, to John W. Poulton and others ("Poulton"), from U.S. Patent Application Serial No. 08/383,969 ("the '969 application") filed on February 6, 1995. (RX-0146.). The '969 application is a continuation of U.S. Patent Application Serial No. 07/975,821 filed on November 13, 1992, which issued as U.S. Patent No. 5,388,206. (*Id.*). There is no evidence that Poulton was considered by the PTO during the prosecution of the '133 patent. (*See* JX-0003.). There is no dispute that Poulton is prior art to the '133 patent. (CPBr. at 81-84.).

i. Claim 1

Respondents alleged that Poulton anticipates independent claim 1 of the '133 patent.

(RBr. at 81.). Specifically, Respondents argued that Poulton discloses a "unified shader" having

"at least one ALU/memory pair operative to perform both texture operations and color operations." (RBr. at 78 (citing Tr. (Edwards) at 942:7–955:16, 1084:2–1152:14).).

The main dispute between the Parties is whether Poulton discloses: (i) the claimed "unified shader"; and (ii) an "ALU that performs color and texture operations by reading and writing from its memory." For the reasons discussed below, Respondents failed demonstrate that Poulton clearly and convincingly discloses these claim limitations.

Poulton is directed to a system for generating graphics images using a scalable system of circuits arrayed in parallel to compute pixel color values for primitives that, when combined, comprise the image to be displayed on screen. (RX-0146 at Abstract, 2:1-4, 3:38-61.).

[A]t its highest level the image generation system of the present invention is comprised of a plurality of renderers 10 acting in parallel to produce a final image. The renderers 10 receive primitives of a screen image from a host processor 20 over a host interface 25. Pixel values are then determined by the renderers 10 and the visibility of a particular pixel calculated by a given renderer determined through a compositing process and stored in the frame buffer 30 for display on the video display 40. The linear array of renderers results in the final image being produced at the output of the last renderer.

(Id. at 3:39-49.).

The image generation system disclosed in Poulton includes shaders, which are renderers that have a slight enhancement made to the renderer's compositor circuitry. (*Id.* at 5:28-32.). These shaders can be augmented with additional hardware to allow them to compute image-based textures in addition to procedural textures. (*Id.* at 5:32-35.).

Dr. Edwards testified that shader 15 is "a single shader circuit capable of performing color shading and texture coordinate shading." (Tr. (Edwards) at 1122:3-20.). Dr. Edwards also identified an ALU 210/Memory 220/161/153 pair (in red below) contained in shader 15 as the claimed "ALU/memory pair," and testified that ALU 210 reads from and writes to Memory

220/161/153 to perform texture and color operations. (Tr. (Edwards) at 1136:3–1139:7, 1148:7-10.).




Figure No. 31: Figure 5 of Poulton Depicting an "ALU/Memory Pair"

(RX-0146 at Fig. 5 (annotated).).

Complainants did not dispute that shaders 15 are capable of performing color shading. (Tr. (Wolfe) at 1406:3-5; *see also* SPBr. at 51.). Rather, Complainants' expert, Dr. Wolfe opined that Poulton does not disclose texture coordinate shading. (Tr. (Wolfe) at 1406:24–1407:17 ("Q: Does Poulton disclose performing texture coordinate shading? A: It does not. It never discloses modifying a texture coordinate. It discloses ordinary texture coordinate generation in a rasterizer, and it discloses ordinary texture lookups, texture blending, but never texture coordinate shading.").). On cross, Respondents' expert, Dr. Edwards conceded the same.

Q: All right. Slide 135 of RDX-0003C depicts what you say are passages that support a conclusion that shader 15 can do texture coordinate shading; is that correct?

A: That's correct.

Q: We'll start off small. The phrase "texture coordinate shading" doesn't appear in any of those passages, does it?

A: Not those three words.

* * *

Q: Does it explicitly describe it as capable of performing texture coordinate shading? It does not, does it?

A: Those three words do not appear.

(Tr. (Edwards) at 1236:3-10, 1239:3-6.).

Dr. Edwards relied on passages in Poulton that describe "textures," "texturing" and "texture coordinates." (Tr. (Edwards) at 1124:15–1127:14; RX-0146 at 4:10-13 ("the image generation system may further include shaders 15 which provide for *texturing* and shading of the image after composition by the renderers 10 and before storage in the frame buffer 30"), 4:19-24 ("[r]egions of pixels, containing attributes such as . . . surface normal, and *texture coordinates* are rasterized . . . and loaded into the shaders 15"), 5:32-34 ("[s]haders can be augmented with additional hardware to allow them to compute image-based *textures* in addition to procedural *textures*"), 7:12-114 ("[s]haders 15, which are one-board graphics computers capable of computing shading models for pixels in parallel and *texturing*") (emphases added)).).

As Dr. Wolfe pointed out, none of these passages discuss texture coordinate shading. Respondents seem to imply that merely providing a texture coordinate to the shader 15 means that the ALU 210 within the shader 15 must necessarily have access to the texture coordinate, and be capable of performing texture coordinate shading. (Tr. (Edwards) at 1124:15–1127:14.). Evidence presented in this Investigation reflects the contrary. Poulton explicitly states that shader 15 cannot perform any texture operation unless it is further modified or "augmented."

(RX-0146 at 5:32-34 ("Shaders can be *augmented* with additional hardware *to allow them to compute image-based textures* in addition to procedural textures.") (emphases added). As Complainants noted, Poulton permits the end-user to decide whether to add additional texturing circuitry, depending on the end-user's needs. (*Id.*).

Moreover, Dr. Wolfe explained that the only augmentation of shader 15 that Poulton discloses relates to ordinary texture generation and lookups, or providing the texture coordinate to one of the internal ALUs that exist in the base configuration of shader 15, and not the more advanced texture coordinate shading.

Q: Does Poulton disclose performing texture coordinate shading?

A: It does not. It never discloses modifying a texture coordinate. It discloses ordinary texture coordinate generation in a rasterizer, and it discloses ordinary texture lookups, texture blending, but never texture coordinate shading.

(Tr. (Wolfe) at 1406:24–1407:10 (emphasis added) (citing to RX-0146 at Abstract, 4:30-34, 5:32-35, 7:12-14).).


Thus, Poulton does not disclose a "unified shader" that is capable of performing texture coordinate shading.

In addition to the texture coordinate shading requirement, the claimed "unified shader" must be capable of performing color shading and texture coordinate shading within a "single shader circuit." (*Markman* Order Tr. at 12:13–13:24.). Dr. Edwards opined that shader **15** is a "single shader circuit" because it includes a 128x128 pixel SIMD (single instruction multiple data) array of 64 EMCs that "collectively work together to do all the shading operations." (Tr. (Edwards) 1122:16-25; *see* RX-0146 at 13:56-59, 6:34-38 (EMCs "may be fabricated on a single integrated circuit").).

Even assuming, arguendo, that each shader 15 is a single circuit, Poulton explicitly

prescribes using separate shaders 15 for color and texture shading rather than a single shader 15. Poulton illustrates and describes the use of multiple shaders 15 (in red below), such as those illustrated in Figures 2 and 6 of Poulton (reproduced in Figure No. 32 below).

Figure No. 32: Figures 2 and 6 of Poulton Showing Multiple Shaders



(RX-0146 at Figs. 2, 6 (annotated).).

Poulton also expressly states that any texture shading algorithms are performed on "separate" shaders later in the pipeline. (RX-0146 at 4:10-20 ("As shown in FIG. 2, the image generation system may further include shaders 15 which provide for texturing and shading of the image after composition by the renders 10 and before storage in the frame buffer 30....

Deferred shading algorithms, such as Phong shading and procedural and *image-based textures*, are implemented on separate hardware shaders 15 that reside just ahead of the frame buffer 30.") (emphasis added).).

Additionally, Respondents did not identify any passage in Poulton discussing shader 15 as a single circuit that performs *both* color and texture shading. Instead, Respondents pointed to disclosure in Poulton suggesting that some discrete parts (EMC's) of shader 15 may be

fabricated as a single circuit. Complainants' expert, Dr. Wolfe, provided persuasive testimony that each shader 15 is not a single circuit as Respondents alleged, but comprises numerous different and separate circuits.

Q: ... [A]re the shader boards 15 single circuits?

A: No, no. A shader board has hundreds of chips on it, it has 64 EMC chips for doing color, then separately it's got another optional set of chips that are separately controlled. There are 32 texture ASIC chips that handle texturing. They are then connected to a whole bunch of texture memories. They're separate circuits.

Q: Do the different groups of components on shader board 15 operate as a single circuit?

A: They don't. They have separate functions. They don't share any computational resources for different data types, and they're separately controlled.

(Tr. (Wolfe) at 1406:6-19 (emphases added); see also id. at 1407:11-17.).

Moreover, Dr. Edwards' testimony to the contrary is given limited weight because he did not correctly apply the definition of unified shader when reaching his conclusions. (Tr. (Edwards) at 1280:11-22 (acknowledging that he does not understand the construction of "unified shader" to require that all elements involved in texture coordinate shading to also be involved in color shading); see also Section VII.E.2(a), supra.).

Therefore, Poulton does not disclose a single circuit that performs *both* color and texture shading.

Respondents contended that ALU 210/Memory 220/161/153 pairs perform "color operations and texture operations" and that ALU 210 can read from and write to local memory (i.e., Memory 220/161/153) to perform these operations. (RBr. at 101; Tr. (Edwards) at 1145:13-17; RX-0146 at 14:1-7, 6:44-47.). However, the passages from Poulton on which Respondents relied fail to credibly disclose the required operations.

For example, Respondents stated, "[t]o perform these operations, ALU 210 'performs arithmetic and logical operations on the segment of local memory 220," and then cited to Poulton at 6:44-47. (*Id.* at 101 (citing RX-0146 at 6:44-47 ("Each pixel processor 151 also has a small local ALU 210 that performs arithmetic and logical operations on the segment of local memory 220 which acts as the storage means 152 associated with that pixel processor and on the local value of the bilinear expression.")).). That passage makes no mention of color or texture operations, or that ALU 210 performs such operations by reading from and writing to the memory. (RX-0146 at 6:44-47.).

Respondents also identified passages in Poulton to support the assertion that ALU 210 reads from Memory 220/161/153 when issuing a texture request. (RBr. at 102 (citing RX-0146 at 6:44-48, 14:1-7 ("Each ALU 210 is a general-purpose 8-bit processor; it includes an enable register which allows operations to be performed on a subset of the pixels. The pixel ALU can use linear expression evaluator results or local memory 220 as operands and can write results back to local memory. It can also transfer data between memory and the local and compositor buffers."), Figs. 4b, 5),). However, none of the passages mention or discuss texture requests.

Additionally, Respondents claimed that "Poulton expressly discloses that ALU 210 writes received values to Memory 220/161/153," quoting Poulton at 14:32-36. (RBr. at 102 (quoting RX-0146 at 14:32-36 ("The image-composition port and local port allow pixel data to be transferred serially to/from the enhanced memory devices to other enhanced memory devices (for compositing) or to/from the texture ASICs (to perform texture lookups or pixel-data writes to texture or video memory")).). The cited passage does not mention or discuss writing received values or ALU 210/Memory 220/161/153 pairs. (RX-0146 at 14:32-36.).

Accordingly, for the foregoing reasons, Respondents have failed to prove by clear and

convincing evidence that Poulton anticipates claim 1 of the '133 patent.

ii. Claim 3

For the reasons stated above in the discussion of claim 1, Poulton does not anticipate claim 1. Since claim 3 depends from claim 1, Poulton also does not anticipate claim 3. See Certain Static Random Access Memories and Prods. Containing Same, Inv. No. 337-TA-792, 2013 WL 1154018, at *10 (U.S.I.T.C. Feb. 25, 2013) (holding that because the independent claim was not anticipated, claims depending from the independent claim were also not anticipated) (citing Hartness Int'l, Inc. v. Simplimatic Eng'g Co., 819 F.2d 1100, 1108 (Fed. Cir. 1987).).

3. Claim 3 of the '133 Patent Is Not Obvious Over Rich (RX-0486) in Combination with Poulton (RX-0146)

Respondents contended that Rich in view of Poulton renders claim 3 of the '133 patent obvious. (RBr. at 104 (citing Tr. (Edwards) at 1116:25–1121:2).). Dr. Edwards opined that it would be obvious to a person of ordinary skill in the art to utilize the valid-ready protocol disclosed in Poulton with the output interface and frame buffer in Rich. (Tr. (Edwards) at 1116:25–1121:2).). Respondents' allegations and Dr. Edwards' testimony fail for the following reasons.

Respondents' obviousness defense relies on Poulton only for its disclosure of a valid-ready protocol. (RBr. at 104.). However, as discussed in Section VIII.D.2(a) above, Rich does not clearly and convincingly disclose the claimed "unified shader," "an input interface for receiving a packet from a rasterizer," "texture operations compris[ing] at least one of: issuing a texture request to a texture unit and writing received texture values to the memory," and "at least one ALU is operative to read from and write to the memory to perform both texture and color

operations" required by claim 1 and its dependent claim 3. Thus, Respondents' obviousness defense fails for the same reasons as their anticipation defense against claim 1, discussed in Section VIII.D.2(a) above.

Moreover, Respondents did not provide any evidence that one of ordinary one of ordinary skill would have been motivated to combine Rich with Poulton to produce the GPU recited in claim 3 of the '133 Patent. (Tr. (Wolfe) at 1403:25–1405:13.). Respondents simply asserted generally that the valid-ready protocol was basic and well-known, without identifying any reason why one would modify the Rich system to include a valid-ready protocol. (RBr. at 104-05.). Complainants' expert, Dr. Wolfe, presented unrebutted testimony that because of Rich's unique architecture, there is no motivation to combine.

Q: Would it make sense to borrow the valid-ready protocol of Poulton and use it for Rich?

A: It doesn't. Poulton does disclose a valid-ready protocol, but the valid-ready protocol is -- the valid-ready protocol makes sense when you have a configuration like Poulton. And it's very much like the way Dr. Edwards described it. If I were calling the Judge on the phone and we wanted to decide who was going to speak, we might use a protocol like that. But that scenario doesn't come up in Rich. Rich instead has a big shared bus with dozens or hundreds of units all sharing it, and some of them are isolated at different times, some of them are connected at different times. And there's no way for valid-ready protocol to work. So instead, Rich has -- I don't know if they call it central bus controller or global bus controller, I think they call it a global bus controller, that's part of central controller 38 that controls the whole thing from one location. That's what makes sense in Rich, not the valid-ready protocol.

(Tr. (Wolfe) at 1403:25–1405:6 (emphasis added).

For the foregoing reasons, Respondents have failed to prove by clear and convincing evidence that claim 3 of the '133 is rendered invalid as obvious by Rich in view of Poulton. 46

⁴⁶ Complainants did not identify any evidence of secondary considerations in their pre- and post-hearing

IX. DOMESTIC INDUSTRY REQUIREMENT: TECHNICAL PRONG

A. Complainants Have Satisfied the Technical Prong of the Domestic Industry Requirement

1. '506 Patent

The private parties stipulated that the technical prong of the domestic industry requirement is satisfied for the '506 patent. (Doc. ID No. 626915 (DI Stipulation) (Oct. 27, 2017).). In addition, Complainants' expert, Dr. Reinman, testified as to how each limitation of claims 1-5 and 8 of the '506 patent is satisfied in the DI Multi Shader Products. (Tr. (Reinman) at 309:18–323:6, 341:14–363:1.). The undisputed evidence therefore demonstrates that Complainants' DI Multi Shader Products practice claims of the '506 patent as indicated below, and that Complainants have met the technical prong of the domestic industry requirement.

AMD Product	'506 Patent Claims Practiced
Bristol Ridge	1, 8, 9
Carrizo	1, 8, 9
Fiji	1-9
Iceland	1, 8, 9
Polaris 10	1-9
Polaris 11	1-9
Polaris 12	1-9
Polaris 22	1-9
Tonga	1-9
Stoney Ridge	1, 8, 9
Raven Ridge	1, 8, 9
Vega 10	1-9
Vega 12	1-9

briefing, or during the evidentiary hearing.

AMD Product	'506 Patent Claims Practiced
Vega 20	1-9

(DI Stip. at $\P\P$ 2, 4, 6-7.).

2. '133 Patent

The private parties stipulated that the technical prong of the domestic industry requirement is satisfied for the '133 patent. (DI Stip.). In addition, Complainants' expert, Dr. Reinman, testified as to how each limitation of claims 1, 3 and 8 of the '133 patent is satisfied in the DI Single Shader and Multi Shader Products. (Tr. (Reinman) at 363:2–378:4.). The unrebutted evidence therefore shows that Complainants' DI Single Shader and Multi Shader Products practice claims of the '133 patent as indicated below, and that Complainants have met the technical prong of the domestic industry requirement.

AMD Product	'133 Patent Claims Practiced
Bristol Ridge	1, 3, 8, 40.
Carrizo	1, 3, 8, 40
Fiji	1, 3, 8, 40
Iceland	1, 3, 8, 40
Polaris 10	1, 3, 8, 40
Polaris 11	1, 3, 8, 40
Polaris 12	1, 3, 8, 40
Polaris 22	1, 3, 8, 40
Tonga	1, 3, 8, 40
Stoney Ridge	1, 3, 8, 40
Raven Ridge	1, 3, 8, 40
Vega 10	1, 3, 8, 40
Vega 12	1, 3, 8, 40

AMD Product	'133 Patent Claims Practiced
Vega 20	1, 3, 8, 40

(DI Stip. at ¶¶ 2, 4, 6-7; RPBr. at 74.).

X. DOMESTIC INDUSTRY REQUIREMENT: ECONOMIC PRONG

A. Complainants Have Satisfied the Economic Prong of the Domestic Industry Requirement Under Section 337(a)(A), (B), and (C)

The private parties stipulated that the economic prong of the domestic industry is satisfied. The unrebutted evidence thus shows that, as a result of Complainants' activities associated with their DI Products, Complainants have met the economic prong of the domestic industry requirement. (DI Stip. at ¶¶ 6-7; *see also* Motion Docket No. 1044-040 (Complainants' Motion for Summary Determination that the Economic Prong of the Domestic Industry Requirement Is Satisfied) at 7-21 (Sept. 28, 2017).).

XI. RECOMMENDATION ON REMEDY AND BOND

This decision recommends: (1) a limited exclusion order ("LEO") with a certification provision; (2) a cease and desist order ("CDO") against Respondents SDI and VIZIO; and (3) that no bond of be issued for the Presidential Review Period.

A. Legal Standard

Pursuant to Commission Rule 210.42, an ALJ must issue a recommended determination on: (i) an appropriate remedy if the Commission finds a violation of Section 337, and (ii) an amount, if any, of the bond to be posted. 19 C.F.R. § 210.42(a)(1)(ii). When a Section 337 violation has been found, as here, "the Commission has the authority to enter an exclusion order, a cease and desist order, or both." *Certain Flash Memory Circuits and Prods. Containing the Same*, Inv. No. 337-TA-382, Comm'n Opinion on the Issues Under Review and on Remedy, the

Public Interest and Bonding, at 26 (June 9, 1997).

Upon a finding of infringement, 19 U.S.C. § 1337(d) provides for a LEO, directed to the products of named respondents, excluding any articles that infringe one or more claims of the asserted patents. 19 U.S.C. § 1337(d). A CDO is also appropriate where the evidence demonstrates the presence of commercially significant inventory in the United States. 19 U.S.C. § 1337(f); see also Certain Crystalline Cefadroxil Monohydrate, Inv. No. 337-TA-293, Comm'n Opinion, USITC Pub. No. 2391, 1991 WL 790061 at *30-32 (June 1991). Infringing articles may enter upon the payment of a bond during the sixty-day Presidential Review Period. 19 U.S.C. § 1337(j)(3). The bond is to be set at a level sufficient to "offset any competitive advantage resulting from the unfair method of competition or unfair act enjoyed by persons benefiting from the importation." Certain Dynamic Random Access Memories, Components Thereof and Prods. Containing Same, Inv. No. 337-TA-242, Comm'n Opinion, 1987 WL 450856 at 37 (Sept. 21, 1987).

B. A Limited Exclusion Order with a Certification Provision Is Warranted

In the event of a finding of violation of Section 337, Complainants requested that the Commission issue a LEO, with no certification provision, barring the entry of Respondents VIZIO's, MediaTek's, and SDI's graphics systems, components thereof and consumer products containing same. (CBr. at 96-110.). Staff recommended that a LEO with a certification provision issue against Respondents VIZIO's, MediaTek's and SDI's infringing products. (SBr. at 43-48.). Respondents argued that any LEO should cover only the accused chipsets that were found to infringe one or more claims of the Asserted Patents, and should not capture "downstream products," specifically, Respondent VIZIO's televisions. (RPBr. at 89-93; RBr. at 107-21.). Respondents agreed with Staff that any LEO should include a certification provision.

(RBr. at 107.).

In this case, the Commission and the U.S. Customs and Board Protection ("CBP") should accept a LEO with a certification provision because whether a consumer product infringes the asserted patents claims is not readily apparent by inspection. *Certain Digital Televisions & Certain Prods. Containing Same & Methods of Using Same*, Inv. No. 337-TA-617, Comm'n Opinion at 11 (Apr. 23, 2009) ("Certification provisions are necessary to minimize the possibility that non-infringing products will be excluded from entry into the United States when CBP is unable to easily determine by inspection whether an imported product violates a particular exclusion order.").

C. Respondent VIZIO's Accused Products Are Not Excluded from the LEO

Relying on the Commission decision in Certain Erasable Programmable Read-Only Memories, Components Thereof, Products Containing Such Memories, and Processes for Making Such Memories, Respondents contended that if a LEO is issued, the LEO should not extend to Respondent VIZIO's "downstream" television products. (RPBr. at 89-93 (citing Certain Erasable Programmable Read-Only Memories, Components Thereof, Products Containing Such Memories, and Processes for Making Such Memories, Inv. No. 337-TA-276, Comm'n Opinion at 123-26, USITC Pub. No. 2196 (May 1989) ("EPROMs"), aff'd sub nom., Hyundai Elec. Indus. Co., Ltd. v. United States Int'l Trade Comm'n, 899 F.2d 1204 (Fed. Cir. 1990)); RBr. at 107-21 (citing same).). 47

⁴⁷ While Respondents acknowledged that the Commission's opinion in *EPROMs* concerned downstream products, Respondents argued that *EPROMs* remains controlling law in the wake of *Kyocera Wireless Corp. v. International Trade Commission*, 545 F.3d 1340 (Fed. Cir. 2008). (RBr. at 110.). Respondents cited to determinations and opinions post-*Kyocera* by ALJs and the Commission weighing the nine *EPROMs* factors in investigations involving downstream products of named respondents. (*Id.* at 110-11 (citing *Certain Microprocessors, Components Thereof and Prods. Containing Same*, No. 337-TA-781,

Complainants asserted that the *EPROMs* factors have no applicability or usefulness in this Investigation because the only products they seek to exclude: (1) are those of the named Respondents, and are accused products properly within the scope of a LEO; and (2) are not "downstream products" as that term is used in the context of *EPROMs* jurisprudence. (CBr. at 98.). For the reasons discussed below, I agree with Complainants and find that the *EPROMs* factors do not apply to Respondent VIZIO's accused televisions.⁴⁸

The *EPROMs* decision concerns the scope of the Commission's authority under 19 U.S.C. § 1337(d) to issue exclusion orders. Section 1337(d) provides, in relevant part: "If the Commission determines, as a result of an investigation under this section, that there is a violation of this section, it shall direct that the articles concerned, *imported by any person violating the provision of this section*, be excluded from entry into the United States" 19 U.S.C. § 1337(d)(1) (emphasis added).

In EPROMs, complainant Intel accused specific EPROMs manufactured by respondent

²⁰¹² WL 6883205, at *175 (Dec. 14, 2012); Certain Liquid Crystal Display Modules, Prods. Containing Same, and Methods Using the Same, No. 337-TA-634, Comm'n Opinion at 4 (Nov. 24, 2009) (adopting the ALJ's analysis of the EPROMs factors); Certain Audiovisual Components and Prods. Containing the Same, No. 337-TA-837, 2013 WL 4408170, at *3 (July 31, 2013); Certain Light-Emitting Diodes and Prods. Containing the Same, No. 337-TA-784, 2012 WL 3246531, at *4 (Jul. 23, 2012). As my colleagues have acknowledged, to date, there is no clear precedent on this issue. See, e.g., Certain Flash Memory Chips and Prods. Containing Same, Inv. 337-TA-893, Order No. 51 at 3 (Sept. 29, 2014); Certain Television Sets, Television Receivers, Television Tuners, and Components Thereof, Inv. No. 337-TA-910, Order No. 57 at 2 (Nov. 21, 2014). However, for the reasons stated, I find that an analysis of the EPROMs factors is not germane where, as here, the products found to infringe are manufactured and imported by a named Respondent in this Investigation. See, e.g., Certain Static Random Access Memories and Products Containing Same, Inv. No. 337-TA-792, Initial Determination at 62 (Dec. 12, 2012); Certain Television Sets, Television Receivers, Television Tuners, and Components Thereof, Inv. No. 337-TA-910, Initial Determination at 213 (Feb. 27, 2015) (finding that the EPROMs factor do not apply because the accused products are not "downstream" products); Certain Flash Memory and Prods. Containing Same, Inv. No. 337-TA-685 (Feb. 28, 2011) (finding an EPROMs analysis "unnecessary" for a named respondent's own products).

⁴⁸ Staff also noted, "it is not clear whether the EPROMs factors are still applicable." (SBr. at 45.).

Hyundai of violating Section 337. *EPROMs* at 3-5. In addition to the accused EPROM products, Intel sought to exclude a broad array of other products that incorporated the accused EPROM products, but were otherwise not the subject of a finding of infringement and a Section 337 violation. *Id.* at 118 n.146. These products included computers, telecommunication equipment, automotive electronic equipment, and automobiles, that, according to Intel, "as a general rule, contain EPROMS, and *may* therefore in the future contain infringing EPROMs." *Id.* (emphasis added).

With regard to the *accused* products in that case that were specifically determined to infringe and the subject of a Section 337 violation, the Commission concluded that "[e]xclusion of the specific articles found to infringe the patents at issue in the investigation is *obviously appropriate*. Therefore, the limited exclusion order applies to EPROMs of the specific densities (64K, 256K, 512K, and 1M) which have been determined to infringe the patents at issue." *Id.* at 121 (emphasis added).

With respect to the *other* products that Intel sought to exclude, i.e., products of *non*-respondents, the Commission explained that the factors set forth in *EPROMs* were conceived for the following specific purpose:

[T]he Commission may, in issuing exclusion orders, whether general or limited, balance the complainant's interest in obtaining complete protection from all infringing imports by means of exclusion of downstream products against the inherent potential of even a limited exclusion order, when extended to downstream products, to disrupt legitimate trade in products which were not themselves the subject of a finding of violation of section 337. In performing this balancing, the Commission may consider such matters as the . . . [9 EPROMs factors]. 49

⁴⁹ The *EPROMs* factors, which are not exclusive, include: (1) the value of the infringing articles compared to the value of the downstream products in which they are incorporated, (2) the identity of the

Id. at 125 (emphases added).

Thus, the *EPROMs* factors devised by the Commission in its 1989 decision were intended to act as a safeguard against undue harm to importers of "downstream products," that is, "products which were not themselves the subject of a finding of violation." *Id*.

This concern has been substantially, if not entirely, obviated by the Federal Circuit's 2008 opinion in *Kyocera Wireless Corp. v. International Trade Commission*, 545 F.3d 1340 (Fed. Cir. 2008). *See, e.g., Certain Semiconductor Chips Having Synchronous Dynamic Random Access Memory Controllers and Products Containing Same*, Inv. No. 337-TA-661, Comm'n Opinion at 12 (U.S.I.T.C. July 26,2010) (issuing a limited exclusion order, which covered downstream products of named respondents, without analysis of *EPROMs* factors); *Certain Static Random Access Memories and Products Containing the Same*, Inv. No. 337-TA-792, Initial Determination at 62 (U.S.I.T.C. Oct. 25, 2012) ("*Static Random Access Memories*") (recommending the issuance of a LEO directed to downstream products without conducting an *EPROMs* analysis and citing to the Commission's opinion in Inv. No. 337-TA-661). ⁵⁰

manufacturer of the downstream products (i.e., whether the downstream products were manufactured by the party found to have committed the unfair act, or by third parties), (3) the incremental value to complainant of the exclusion of downstream products, (4) the incremental detriment to respondents of such exclusion, (5) the burdens imposed on third parties resulting from exclusion of downstream products, (6) the availability of alternative downstream products which do not contain the infringing articles, (7) the likelihood that imported downstream products actually contain the infringing articles and are thereby subject to exclusion, (8) the opportunity for evasion of an exclusion order which does not include downstream products, and (9) the enforceability of an order by Customs. *EPROMS* at 125.

⁵⁰ Chief ALJ Bullock found that:

The Notice of Investigation makes clear that the Investigation concerns "certain static random access memories and products containing the same" that infringe one or more claims of the asserted patents. 76 Fed. Reg. 45,295-296 (July 28, 2011).) Thus, not only are GSI's SRAMs accused of infringement in this Investigation, but Cisco's and Avnet's products containing the accused GSI SRAMs are themselves accused of infringement in this Investigation. See Certain Semiconductor Chips with Minimized Chip Package Size

In *Kyocera*, the Federal Circuit held that a limited exclusion order can only be applied against "named respondents that the Commission finds in violation of Section 337." *Kyocera*, 545 F.3d at 1356. Thus, after *Kyocera*, any entity whose products may be affected by a limited exclusion order has an opportunity to be fully heard as a party to the investigation. *Id. Kyocera* therefore mitigates the due process concerns that previously existed at the time of *EPROMs*, when a limited exclusion order could be applied to "products which [are] not themselves the subject of a finding of violation," as discussed above. *See EPROMs* at 125.

The circumstances that justified the *EPROMs* balancing test in 1989 are not present in this Investigation. In contrast to the "downstream products" at issue in *EPROMs*, there are no such "downstream products" at issue here. The LEO that Complainants seek is limited to only those VIZIO products that are specifically accused in this Investigation, and are imported and sold by VIZIO, a respondent named in this Investigation. Accordingly, I find that an analysis of the *EPROMs* factors is not germane. ⁵¹

& Prods. Containing Same, Inv. No. 337-TA-605, Int: Det. at 125 (Dec. 1, 2008). Should the Commission therefore find a violation, the undersigned recommends that the Commission issue a limited exclusion order prohibiting the importation of GSI's infringing SRAM products and products containing same. See Certain Semiconductor Chips Having Synchronous Dynamic Random Access Memory Controllers and Prods. Containing Same, Inv. 337-TA-661,Comm'n Op. at 12 (July 26, 2010) (determining to issue a limited exclusion order, which covered the downstream products of the named respondents, without analysis of the EPROM factors.)

Static Random Access Memories at 62 (emphasis added).

⁵¹ In the event that the Commission disagrees and finds that an analysis of the *EPROMs* factors ("Factors") is appropriate, evidence adduced in this Investigation weighs in favor of the exclusion of the VIZIO Accused Products. Although the evidence that Respondents introduced through their remedy expert, Dr. Thomas D. Vander Veen, was not adequately rebutted, Dr. Vander Veen's opinions were based on inaccurate evidence and assumptions. For example, with regard to what he considered in his analysis of *EPROMs* Factor *one* (the value of the infringing articles compared to the value of the downstream products in which they are incorporated), Dr. Vander Veen acknowledged that he: (1) performed solely a quantitative analysis (Tr. (Vander Veen) at 923:6-9 ("Q: Doctor, is it your testimony

here today that you do address the qualitative benefits of the product? A: No, I don't address the qualitative benefits of the product.")); (2) used inflated sales information (Tr. (Vander Veen) at 926:3-9 (admitted to including an unknown number of non-accused products in potentially affected VIZIO sales calculations; comparison of CPBr. at Appendix A and RX-0389C shows sales data included 85 non-accused products)); (3) failed to distinguish accused products from non-accused products in estimating the amount of VIZIO sales subject to the requested LEO (Tr. (Vander Veen) at 905:11-18); (4) did not include price information for eight of the eleven accused GPUs in calculating the average cost of such components (*id.* at 915:5-8, 17-21); (5) included a royalty rate calculation that was not disclosed in his expert report and was presented for the first time during the evidentiary hearing, which he admitted may not even be subject to the royalty bearing license agreement and may include GPUs for which no royalties were paid (*id.* at 916:19–919:9, 920:3-11); and (6) did not investigate and does not know whether the accused component was the highest price component in the VIZIO Accused Products (*id.* at 913:2-8). Similarly, the evidence Respondents adduced concerning royalties paid for patents that license GPU technology is problematic. The

technology is problematic. The on which Respondents relied has a (RX-0393C (ATI) at \$3.1.1 \text{ Agreement} (RX-0393C (ATI) at \$3.1.1 \text{ Ander Veen was based on an estimate that may have included GPUs for which (Tr. (Vander Veen) at 916:19–919:9 (conceding that he was not able to determine what royalty-bearing units for which royalties were paid).). For these reasons, his opinion was given little weight.

Moreover, based on evidence presented in this Investigation, at least *EPROMs* Factors *two* (the identity of the manufacturer of the downstream products), *six* (the availability of alternative downstream products that do not contain the infringing articles), *seven* (the likelihood that the downstream products actually contain the infringing articles and are thereby subject to exclusion), and *eight* (the opportunity for evasion of an exclusion order that does not include downstream products), weigh in favor of exclusion:

- (i) Factor *two*: Complainants are only seeking a LEO against products manufactured and sold by Respondent VIZIO. These products are branded products of Respondent VIZIO and come into the United States in conspicuously branded VIZIO packaging. (*See, e.g.*, CPX-0006; CPX-0007.).
- (ii) Factor *six*: Complainants presented evidence that their licensees | account for 13 percent and 16 percent, respectively, of the same market, and can provide alternative products that do not include the infringing SoCs. (RX-0543.0019, CX-0366.).
- (iii) Factor *seven*: All of the VIZIO Accused Products are accused products subject to exclusion. (JX-0010C, JX-0011C.).
- (iv) Factor *eight*: The only VIZIO Accused Products are televisions assembled overseas. An overwhelming majority of the Accused Products of MediaTek and SDI

 (See CX-3848C (MediaTek Resp. to Interrog. No. 17) at 10 (See CX-3848C). CX-4204C (SDI Resp. to RIA No. 131) at 10 (See CX-3848C). A no. 131 (See CX-4204C). A no. 131 (See CX-4204C).

LEO that does not include the accused VIZIO televisions would exclude an extremely small percentage of the Accused Products and render the requested relief virtually meaningless.

With regard to *EPROMs* Factors *three* (the incremental value to the complainant of the exclusion of downstream products), *four* (the incremental detriment to the respondents of such exclusion), *five* (the burdens imposed on third parties resulting from exclusion of downstream products), and *nine* (the

D. No Bond During the Presidential Review Period Is Warranted Against Respondents

Complainants have requested a recommendation that the Commission impose a bond during the Presidential Review Period of 100% of the entered value of any and all products subject to an exclusion order in this Investigation. (CBr. at 110-11.). Staff contended that unless Complainants can identify adequate record evidence that a price comparison or a reasonable royalty is not practical, in which case a 100% bond is appropriate, no bond or a minimal bond is appropriate. (SBr. at 51.). According to Respondents, Complainants failed to sustain their burden with regard to any bond and argued that no bond or a minimal bond during the Presidential Review Period is proper. (RRBr. at 73.).

The Commission frequently sets the bond based on the difference in sales prices between the patented domestic product and the infringing product. See, e.g., Certain Microsphere

Adhesives, Process for Making Same, and Prods. Containing Same, Including Self-Stick

Repositionable Notes, Inv. No. 337-TA-366, USITC Pub. No. 3949, Comm'n Opinion at 24 (Jan. 1996). In other instances where a direct comparison between a patentee's product and the accused product is not possible, the Commission has set the bond at a reasonable royalty rate.

See, e.g., Certain Integrated Circuit Telecommunication Chips and Prods. Containing Same,

Including Dialing Apparatus, Inv. No. 337-TA-337, Comm. Opinion at 41-43 (Aug. 3, 1993).

Commission precedent allows for a 100 percent bond when it is not practical or possible to set the bond based on price differential. Certain Voltage Regulators, Components Thereof and

enforceability of an order by Customs), the record evidence is unclear whether these Factors weigh in favor or against the exclusion of VIZIO's television.

For the foregoing reasons, an analysis of the *EPROMs* factors supports the inclusion of Respondent VIZIO's televisions in the LEO and exclusion of the VIZIO televisions should a LEO issue.

Prods. Containing Same, Inv. No. 337-TA-564, Comm'n Opinion at 79 (Public Version Oct. 19, 2007). The purpose of the bond is to protect the complainant from any injury. 19 U.S.C. § 1337(j)(3); 19 C.F.R. §§ 210.42(a)(1)(ii), 210.50(a)(3).

Complainants bear the burden of establishing the need for a bond, including the amount of bond. See, e.g., Certain Rubber Antidegradants, Components Thereof & Prods. Containing Same, USITC Pub. No. 3975, Inv. No. 337-TA-533, Comm'n Opinion at 40 (April 2008); Certain Coenzyme Q10 Products and Methods of Making Same, Inv. No. 337-TA-790, Initial and Recommended Determination (Sept. 27, 2012) (recommending Commission not impose a bond because complainant failed in its burden to demonstrate the appropriate bond amount); Certain Mobile Telephones and Wireless Communication Devices Featuring Digital Cameras, and Components Thereof, Inv. No. 337-TA-703, Recommended Determination (Jan. 24, 2011) (recommending no bond because complainant did not meet its burden in providing evidence on the necessity of a bond); Certain Liquid Crystal Display Devices and Prods. Containing the Same, Inv. No. 337- TA-631, Comm'n Opinion at 27-28 (July 14, 2009) (setting zero bond because complainant "simply claimed that it was impossible to conduct a price differential analysis" and "should not benefit from a lack of any effort to identify" relevant pricing information, particularly that which is in its possession).

As Complainants and Staff noted, evidence presented in this Investigation indicates that the variety of products at issue here may make it difficult to calculate a price differential between the accused products and products made by Complainants and their licensees. (*See, e.g.*, CX-0316C (Dep. Tr. of Scott D. Patten⁵² (July 19, 2017)) at 18:15–32:7, 25:1–27:16, 30:20–42:33,

⁵² VIZIO identified Mr. Scott D. Patten as a 30(b)(6) witness. During his deposition taken on July 19,

43:14-47:14; CX-0257C (Dep. Tr. of Michael Lin⁵³ (June 28, 2017)) at 36:1-43:15.).

Additionally, Complainants and Staff pointed to evidence of royalties charged in

which include the state of the second state of	
(See, e.g., CX-0364C (ATI-	//(///////////////////////////////////
CX-0365 (First Amendment to ATI-) Agreement) at § 4 (
Tr. (Vander Veen) at 915:22-922:2.). Thus, the royalty rate charged in these	does not
appear to be an second and second	in this
Investigation.	

Despite this showing, Complainants failed to meet their burden. During the evidentiary hearing, Complainants did not present any evidence demonstrating that Respondents' acts have caused Complainants competitive injury, or that a bond would be necessary during the Presidential Review Period. Specifically, Complainants' products do not ... (Tr. (Vander Veen) at 886:15-17.). Thus, a bond would not protect Complainants from competitive injury. *See, e.g., Certain Semiconductor Integrated Circuits*, Inv. No. 337-TA-665, Initial Determination (issue not reached by the Commission), 2009 WL 5942422, at *281-82 (Oct. 14, 2009) (recommending that no bond be imposed on respondents, as "[e]ven when [Complainant] was manufacturing and selling products in the U.S., [its] products did not compete with Respondents' products. . . . Thus, a bond would not protect [Complainant] from competitive injury"). For the foregoing reasons, it is recommended that no bond is

^{2017,} Mr. Patten provided testimony on certain topics on behalf of VIZIO. (CX-0316C at 10:20-22.).

⁵³ When he testified during his deposition on June 28, 2017, Mr. Michael Lin was the Vice President of Operation at Sigma Designs. (CX-0257C at 6:19–7:1.). SDI identified Mr. Lin as a 30(b)(6) witness to testify on certain topics on behalf of SDI. (*Id.* at 10:23–11:1.).

warranted during the Presidential Review Period.

E. A Cease and Desist Order Is Warranted

Complainants requested that CDOs issue against Respondents VIZIO and SDI. (CBr. at 96-110.). Staff recommended that a CDO issue against at least Respondent VIZIO in the event a violation of Section 337 is found. (SBr. at 43-48.). Respondents asserted that no CDO should be issued because Respondents do not maintain a commercially significant inventory in the United States. (RBr. at 121.).

The evidence adduced in this Investigation demonstrates that both Respondents VIZIO and SDI currently maintain commercially significant inventories of infringing products within the United States. For example, Respondent SDI disclosed in its interrogatory responses that it has a domestic inventory of

(CX-3871C.0039.). In Respondent VIZIO's Stipulation and Agreement Regarding Importation and Inventory, Respondent VIZIO stated that it has domestic inventory of ... (JX-0010C.0025-29; see also CX-0316C; CX-0257C; CX-3752C; CX-3857C; CX-3863C; CX-3865C; CX-3869C; CX-3760C; CX-3873C; CX-4203C; JX-0010C.).

Because these domestic inventories are commercially significant, it is recommended that CDOs be issued against Respondents VIZIO and SDI.

XII. WAIVER OR WITHDRAWAL OF RESPONDENTS' DEFENSES

Respondents did not raise in their Pre-Hearing Brief or offer any evidence during the evidentiary hearing to support: (1) Respondent VIZIO's Sixth Affirmative Defense (lack of unfair act), Seventh's Affirmative Defense (prosecution history estoppel) and Eighth Affirmative Defense (waiver and estoppel); and (2) Respondents MediaTek's and SDI's Fourth Affirmative

Defense (license), Fifth Affirmative Defense (prosecution history estoppel/disclaimer), Sixth Affirmative Defense (substantial non-infringing uses), Seventh Affirmative Defense (unenforceability), Tenth Affirmative Defense (no unfair act), Eleventh Affirmative Defense (lack of standing) and Twelfth Affirmative Defense (other defenses).

Consequently, it is a finding of this decision that these Affirmative Defenses have been withdrawn, waived and/or abandoned consistent with Ground Rules 7.2 and 10.1. *Kinik Co. v. Int'l Trade Comm'n*, 362 F.3d 1359, 1367 (Fed. Cir. 2004).

XIII. CONCLUSIONS OF FACT OR LAW: THIS INITIAL DETERMINATION FINDS A SECTION 337 VIOLATION BASED UPON INFRINGEMENT OF U.S. PATENT NO. 7,633,506

- 1. The Commission has subject matter, personal, and *in rem* jurisdiction in this Investigation.
- 2. The Accused Products have been imported into the United States.
- 3. Complainants have proven by a preponderance of evidence that the Accused Multipipe Products infringe asserted claims 1-5 and 8 of U.S. Patent No. 7,633,506.
- 4. Complainants have not proven by a preponderance of evidence that the Accused Singlepipe and Multipipe Products infringe asserted claims 1 and 3 of U.S. Patent No. 7,796,133.
- 5. Respondents have not proven by clear and convincing evidence that asserted claims 1-5 and 8 of U.S. Patent No. 7,633,506 are invalid.
- 6. Respondents have not proven by clear and convincing evidence that asserted claims 1 and 3 of U.S. Patent No. 7,796,133 are invalid.
- 7. Complainants have proven that they satisfy the technical prong of the domestic industry requirement for U.S. Patent Nos. 7,633,506 and 7,796,133.
- 8. Complainants have proven that they satisfy the economic prong of the domestic industry requirement.
- 9. Complainants have proven that Respondents have violated Section 337 of the Tariff Act of 1930, as amended.

The lack of discussion of any matter raised by the Parties, or any portion of the record, does not indicate that it has not been considered. Rather, any such matter(s) or portion(s) of the record has/have been determined to be irrelevant, immaterial or meritless. Arguments made on briefs, which were otherwise unsupported by record evidence or legal precedent, have been accorded no weight.

XIV. CONCLUSION AND ORDER

Based upon the foregoing, it is my Initial Determination on Violation of Section 337 that Respondent VIZIO, Respondent MediaTek, and Respondent SDI have violated Section 337 of the Tariff Act of 1930, as amended, by importing into the United States, selling for importation, or selling within the United States after importation of certain graphic systems, components thereof, and consumer products containing the same, by reason of infringement of claims 1-5 and 8 of United States Patent No. 7,633,506.

I have found that Respondent VIZIO, Respondent MediaTek, and Respondent SDI have not violated Section 337 of the Tariff Act of 1930, as amended, by importing into the United States, selling for importation, or selling within the United States after importation of graphic systems, components thereof, and consumer products containing the same, by reason of infringement of claims 1 and 3 of United States Patent No. 7,796,133.

This Initial Determination on Violation of Section 337 of the Tariff Act of 1930 is certified to the Commission. All orders and documents, filed with the Secretary, including the exhibit lists enumerating the exhibits received into evidence in this Investigation, that are part of the record, as defined in 19 C.F.R. § 210.38(a), are not certified, since they are already in the Commission's possession in accordance with Commission Rules. *See* 19 C.F.R. § 210.38(a). In accordance with 19 C.F.R. § 210.39(c), all material found to be confidential under 19 C.F.R.

§ 210.5 is to be given in camera treatment.

After the Parties have provided proposed redactions of confidential business information ("CBI") that have been evaluated and accepted, the Secretary shall serve a public version of this ID upon all parties of record. The Secretary shall serve a confidential version upon counsel who are signatories to the Protective Order (Order No. 1) issued in this Investigation.

Pursuant to 19 C.F.R. § 210.42(h), this Initial Determination shall become the determination of the Commission unless a party files a petition for review pursuant to 19 C.F.R. § 210.43(a) or the Commission, pursuant to 19 C.F.R. § 210.44, orders on its own motion a review of the Initial Determination or certain issues therein.

Within fourteen (14) days of the date of this document, the Parties shall submit to the Office of Administrative Law Judges a joint statement regarding whether or not they seek to have any portion of this document deleted from the public version. The Parties' submission shall be made by hard copy and must include a copy of this ID with red brackets indicating any portion asserted to contain CBI to be deleted from the public version. The Parties' submission shall also include an index identifying the pages of this document where proposed redactions are located. The Parties' submission concerning the public version of this document need not be filed with the Commission Secretary.

SO ORDERED.

MaryJoan/MéNamara Administrative Law Judge



APPENDIX A: ACCUSED PRODUCTS¹

1. Respondent VIZIO's Accused Products

Table No. 1: Accused VIZIO Singlepipe Products

Accused VIZIO Singlepipe Product	Integrated Circuit Supplier	Integrated Circuit Model	GPU Core	Configuration
		<u></u>	[2] [1] [2] [3] [4] [4] [4] [4] [4] [4] [4] [4] [4] [4	1 - 1111112111
	1 7.77			
	[]	<u> </u>		1 1

(CPBr. at App. A.).

Table No. 2: Accused VIZIO Multipipe Products

Accused VIZIO Multipipe Product	Integrated Circuit Supplier	Integrated Circuit	GPU Core	Configuration

¹ The information contained in these tables was taken from Appendix A of Complainants' Pre-Hearing Brief.

Public version		Pu	blic	Ve		ioi	'n
----------------	--	----	------	----	--	-----	----

Accused VIZIO Multipipe Product	Integrated Circuit Supplier	Integrated Circuit	GPU Core	Configuration
	.	(t		
				<u>.</u>
		1		1

Public Version	
	1

Accused VIZIO Multipipe Product	Integrated Circuit Supplier	Integrated Circuit	GPU Core	Configuration

2. Respondent MediaTek's Accused Products

Table No. 3: Accused MediaTek Singlepipe Product

Accused MediaTek Singlepipe Product	GPU	Configuration	RTL Version	Driver Version
1				

Table No. 4: Accused MediaTek Multipipe Products

Accused MediaTek Multipipe Product	GPU	Configuration	RTL Version	Driver Version
L]	[]			

 Public Version	
 I unite version	· · · ·

Accused MediaTek Multipipe Product	GPU	Configuration	RTL Version	Driver Version
		F. Z.		
	Laria - 11211 [Min]			
<u> </u>				[·

3. Respondent SDI's Accused Products

1..

Table No. 5: SDI Accused Multipipe Products

Accused SDI Multipipe Product	Part Number	GPU	Configuration	RTL Version	Driver Version
	 	F. A			
		[(F''	L
	F	T. I.		100	
	. :.		[:] 	1 3	

Accused SDI Multipipe Product	Part Number	GPU	Configuration	RTL Version	Driver Version
	1	1:::		£ 1	
1					
1		[]			
				,[]	
[]	L I]	
				<u> </u>	
	F				

² This is the part number identified in Appendix A of Complainants' Pre-Hearing. Based on the naming convention of all the other SDI part numbers, it is possible that Complainants inadvertently omitted a letter, which I have indicated with an underscore, so that the correct part number would read, [], with the appropriate letter inserted in place of the underscore.

 	 Public Version	
1.		 Texas .

Accused SDI Multipipe Product	Part Number	GPU	Configuration	RTL Version	Driver Version
	f ", ", ",	Transf.	[
1.					
(: : :)			L . La 1		
i j	LJ			-	
]	[
	E	[]			
			11		

APPENDIX B: DI PRODUCTS¹

Table No. 1: Complainants' Single Shader Products

Single Shader Product	GPU Core	Configuration	Practiced '506 Patent Claims	Practiced '133 Patent Claims
Bristol Ridge	GFX8	1 Shader Engine	1 and 8	1, 3, 8
Carrizo	GFX8	1 Shader Engine	1 and 8	1, 3, 8
Iceland	GFX8	1 Shader Engine	1 and 8	1, 3, 8
Stoney Ridge	GFX8.1	1 Shader Engine	1 and 8	1, 3, 8
Raven Ridge	GFX9	1 Shader Engine	1 and 8	1, 3, 8

Table No. 1: Complainants' Multi Shader Products

Multi Shader Product	GPU Core	Configuration	Practiced '506 Patent Claims	Practiced '133 Patent Claims
Polaris 11 (Baffin)	GFX8	2 Shader Engines	1-5, 8	1, 3, 8
Polaris 12	GFX8	2 Shader Engines	1-5, 8	1, 3, 8
Fiji	GFX8	4 Shader Engines	1-5, 8	1, 3, 8
Polaris 10 (Ellesmere)	GFX8	4 Shader Engines	1-5, 8	1, 3, 8
Polaris 22	GFX8	4 Shader Engines	1-5, 8	1, 3, 8
Tonga	GFX8	4 Shader Engines	1-5, 8	1, 3, 8
Vega 10	GFX9	4 Shader Engines	1-5, 8	1, 3, 8
Vega 12	GFX9	4 Shader Engines	1-5, 8	1, 3, 8

¹ The information contained in these tables was taken from Appendix A of Complainants' Pre-Hearing Brief.

Inv. No. 337-TA-1044 App. B to ID April 13, 2018

Multi Shader Product	GPU Core	Configuration	Practiced '506 Patent Claims	Practiced '133 Patent Claims
Vega 20	GFX9	4 Shader Engines	1-5, 8	1, 3, 8

CERTAIN GRAPHICS SYSTEMS, COMPONENTS THEREOF, AND CONSUMER PRODUCTS CONTAINING THE SAME

PUBLIC CERTIFICATE OF SERVICE

I, Lisa R. Barton, hereby certify that the attached **INITIAL DETERMINATION** has been served by hand upon the Commission Investigative Attorney, Yoncha L. Kundupoglu, Esq., and the following parties as indicated, on **May 10, 2018**.

Lisa R. Barton, Secretary

500 E Street, SW, Room 112

U.S. International Trade Commission

Washington, DC 20436 On Behalf of Complainants: Michael T. Renaud, Esq. ☐ Via Hand Delivery MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO P.C. ➤ Via Express Delivery One Financial Center ☐ Via First Class Mail Boston, MA 02111 ☐ Other: On Behalf of Respondents VIZIO, Inc.: Cono A. Carrano ☐ Via Hand Delivery ➤ Via Express Delivery AKIN GUMP STRAUSS HAUER & FELD, LLP Robert S. Strauss Building ☐ Via First Class Mail 1333 New Hampshire Avenue, NW ☐ Other: Washington, DC 20036 On Behalf of Respondents MediaTek, Inc., MediaTek USA Inc., and Sigma Designs, Inc.: Tyler T. VanHoutan ☐ Via Hand Delivery McGuireWoods LLP ➤ Via Express Delivery 600 Travis Street, Suite 7500 ☐ Via First Class Mail Houston, Texas 77002 ☐ Other: